FICO: A fast instruction cache optimizer

被引：0
|
作者：
Garatti, M
机构：
来源：
SOFTWARE AND COMPILERS FOR EMBEDDED SYSTEMS | 2003年 / 2826卷
关键词：
D O I：
暂无
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
This paper shows the results obtained by FICO, a tool aimed at reducing instruction cache conflict misses. FICO reorders functions without requiring any program execution to gather profiling information. The control flow graph annotated with estimated execution frequencies is the actual input of the algorithm. The tool has been implemented as a post linking phase in a newly developed state-of-the-art commercial-quality compiler codesigned by STMicroelectronics and Hewlett-Packard for their embedded processor family LX. Experimental results show that FICO can provide a speed-up of about 8% on embedded applications.
引用
收藏
页码：388 / 402
页数：15
相关论文
共 50 条
  • [31] PP-cache: A partitioned power-aware instruction cache architecture
    Kim, Cheol Hong
    Chung, Sung Woo
    Jhon, Chu Shik
    MICROPROCESSORS AND MICROSYSTEMS, 2006, 30 (05) : 268 - 279
  • [32] Instruction Cache Tuning for Embedded Multitasking Applications
    Dash, Santanu Kumar
    Srikanthan, Thambipillai
    RSP 2009: TWENTIETH IEEE/IFIP INTERNATIONAL SYMPOSIUM ON RAPID SYSTEM PROTOTYPING, PROCEEDINGS: SHORTENING THE PATH FROM SPECIFICATION TO PROTOTYPE, 2009, : 152 - 158
  • [33] CACHE ENHANCEMENT FOR STORE MULTIPLE INSTRUCTION.
    Capozzi, A.J.
    Kelley, W.J.
    Wassel, E.R.
    IBM technical disclosure bulletin, 1984, 27 (7 A): : 3943 - 3944
  • [34] Cache Simulation for Instruction Set Simulator QEMU
    Tran Van Dung
    Taniguchi, Ittetsu
    Tomiyama, Hiroyuki
    2014 IEEE 12TH INTERNATIONAL CONFERENCE ON DEPENDABLE, AUTONOMIC AND SECURE COMPUTING (DASC)/2014 IEEE 12TH INTERNATIONAL CONFERENCE ON EMBEDDED COMPUTING (EMBEDDEDCOM)/2014 IEEE 12TH INTERNATIONAL CONF ON PERVASIVE INTELLIGENCE AND COMPUTING (PICOM), 2014, : 441 - +
  • [35] Instruction Cache Prediction Using Bayesian Networks
    Bartlett, Mark
    Bate, Iain
    Cussens, James
    ECAI 2010 - 19TH EUROPEAN CONFERENCE ON ARTIFICIAL INTELLIGENCE, 2010, 215 : 1099 - 1100
  • [36] BRANCH-PROCESSING INSTRUCTION CACHE.
    Anon
    IBM technical disclosure bulletin, 1986, 29 (01): : 357 - 359
  • [37] Avoiding the WCET Overestimation on LRU Instruction Cache
    Aparicio, L. C.
    Segarra, J.
    Rodriguez, C.
    Villarroel, J. L.
    Vinals, V.
    RTCSA 2008: 14TH IEEE INTERNATIONAL CONFERENCE ON EMBEDDED AND REAL-TIME COMPUTING SYSTEMS AND APPLICATIONS - PROCEEDINGS, 2008, : 393 - +
  • [38] Optimizing the instruction cache performance of the operating system
    Torrellas, J
    Xia, C
    Daigle, RL
    IEEE TRANSACTIONS ON COMPUTERS, 1998, 47 (12) : 1363 - 1381
  • [39] Compiling for instruction cache performance on a multithreaded architecture
    Kumar, R
    Tullsen, DM
    35TH ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE (MICRO-35), PROCEEDINGS, 2002, : 419 - 429
  • [40] INSTRUCTION CACHE REPLACEMENT POLICIES AND ORGANIZATIONS.
    Smith, James E.
    Goodman, James R.
    IEEE Transactions on Computers, 1985, C-34 (03): : 234 - 241
12345