Hardware implementation of a background substraction algorithm in FPGA-based platforms

被引：0
|
作者：
Calvo-Gallego, Elisa [1 ]
Sanchez-Solano, Santiago [1 ]
Brox Jimenez, Piedad [2 ]
机构：
[1] Univ Seville, Inst Microelect Sevilla IMSE CNM, CSIC, Seville, Spain
[2] Univ Seville, Dept Elect & Electromagnetism, Inst Microelect Sevilla IMSE CNM, CSIC, Seville, Spain
来源：
2015 IEEE INTERNATIONAL CONFERENCE ON INDUSTRIAL TECHNOLOGY (ICIT) | 2015年
关键词：
background substraction; foreground extraction; hardware implementation; fuzzy logic-based techniques;
D O I：
暂无
中图分类号：
T [工业技术];
学科分类号：
08 ;
摘要：
Different strategies for the implementation of a fuzzy logic-based background subtraction algorithm are presented in this paper. The goal of this contribution is to obtain an efficient implementation suitable to be integrated into hardware platforms with limited resources. In order to find an adequate performance-resources trade-off, the design space is explored taken into account several strategies and implementation options. The final implementation is encapsulated within an IP core that has been used in a demonstrator, built on a Spartan-3A-DSP FPGA development board, suitable for processing VGA (640x480P) @ 60 Hz.
引用
收藏
页码：1688 / 1693
页数：6
相关论文
共 50 条
  • [21] FPGA-Based Hardware Implementation of Homodyne Demodulation for Optical Fiber Sensors
    Jimenez, Abimael
    Sauceda, Angel
    Munoz, Antonio
    Duarte, Jose
    Mireles Jr, Jose
    PHOTONICS, 2023, 10 (03)
  • [22] Practical Results of EM Cartography on a FPGA-based RSA Hardware Implementation
    Sauvage, Laurent
    Guilley, Sylvain
    Danger, Jean-Luc
    Homma, Naofumi
    Hayashi, Yu-ichi
    2011 IEEE INTERNATIONAL SYMPOSIUM ON ELECTROMAGNETIC COMPATIBILITY (EMC), 2011, : 768 - 772
  • [23] A New Code Compression Algorithm and its Decompressor in FPGA-Based Hardware
    Azevedo Dias, Wanderson Roger
    Moreno, Edward David
    Palmeira, Isaac Nattan
    2013 26TH SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN (SBCCI 2013), 2013,
  • [24] Hardware Acceleration of Image Registration Algorithm on FPGA-based Systems on Chip
    Stratakos, Ioannis
    Gourounas, Dimitrios
    Tsoutsouras, Vasileios
    Economopoulos, Theodore
    Matsopoulos, George
    Soudris, Dimitrios
    INTERNATIONAL CONFERENCE ON OMNI-LAYER INTELLIGENT SYSTEMS (COINS), 2019, : 92 - 97
  • [25] An FPGA-based Hardware Acceleration For Key Steps of Facet Imaging Algorithm
    Nan, Tianhao
    Zhu, Yongxin
    Li, Wanyi
    Chen, Xintong
    Song, Yuefeng
    Hou, Junjie
    4TH IEEE INTERNATIONAL CONFERENCE ON SMART CLOUD (SMARTCLOUD 2019) / 3RD INTERNATIONAL SYMPOSIUM ON REINFORCEMENT LEARNING (ISRL 2019), 2019, : 86 - 91
  • [26] FPGA-based Systems for Evolvable Hardware
    Lambert, Cyrille
    Kalganova, Tatiana
    Stomeo, Emanuele
    PROCEEDINGS OF WORLD ACADEMY OF SCIENCE, ENGINEERING AND TECHNOLOGY, VOL 12, 2006, 12 : 123 - +
  • [27] Compilation for FPGA-based reconfigurable hardware
    Cardoso, JMP
    Neto, HC
    IEEE DESIGN & TEST OF COMPUTERS, 2003, 20 (02): : 65 - 75
  • [28] Codebook hardware implementation on FPGA for background subtraction
    Rodriguez-Gomez, Rafael
    Fernandez-Sanchez, Enrique J.
    Diaz, Javier
    Ros, Eduardo
    JOURNAL OF REAL-TIME IMAGE PROCESSING, 2015, 10 (01) : 43 - 57
  • [29] Codebook hardware implementation on FPGA for background subtraction
    Rafael Rodriguez-Gomez
    Enrique J. Fernandez-Sanchez
    Javier Diaz
    Eduardo Ros
    Journal of Real-Time Image Processing, 2015, 10 : 43 - 57
  • [30] FPGA-Based Implementation of Discrete Fractional Fourier Transform Algorithm
    Wang, Ruoyu
    Chen, Peng
    Wang, Dan
    2022 14TH INTERNATIONAL CONFERENCE ON WIRELESS COMMUNICATIONS AND SIGNAL PROCESSING, WCSP, 2022, : 511 - 515
12345