Hardware implementation of a background substraction algorithm in FPGA-based platforms

被引：0
|
作者：
Calvo-Gallego, Elisa [1 ]
Sanchez-Solano, Santiago [1 ]
Brox Jimenez, Piedad [2 ]
机构：
[1] Univ Seville, Inst Microelect Sevilla IMSE CNM, CSIC, Seville, Spain
[2] Univ Seville, Dept Elect & Electromagnetism, Inst Microelect Sevilla IMSE CNM, CSIC, Seville, Spain
来源：
2015 IEEE INTERNATIONAL CONFERENCE ON INDUSTRIAL TECHNOLOGY (ICIT) | 2015年
关键词：
background substraction; foreground extraction; hardware implementation; fuzzy logic-based techniques;
D O I：
暂无
中图分类号：
T [工业技术];
学科分类号：
08 ;
摘要：
Different strategies for the implementation of a fuzzy logic-based background subtraction algorithm are presented in this paper. The goal of this contribution is to obtain an efficient implementation suitable to be integrated into hardware platforms with limited resources. In order to find an adequate performance-resources trade-off, the design space is explored taken into account several strategies and implementation options. The final implementation is encapsulated within an IP core that has been used in a demonstrator, built on a Spartan-3A-DSP FPGA development board, suitable for processing VGA (640x480P) @ 60 Hz.
引用
收藏
页码：1688 / 1693
页数：6
相关论文
共 50 条
  • [31] An Efficient FPGA-based Implementation of Fractional Fourier Transform Algorithm
    Ran Tao
    Guangping Liang
    Xing-Hao Zhao
    Journal of Signal Processing Systems, 2010, 60 : 47 - 58
  • [32] FPGA-based Implementation for Steganalysis: a JPEG-Compatibility Algorithm
    Gutierrez-Fernandez, E.
    Portela-Garcia, M.
    Lopez-Ongil, C.
    Garcia-Valderas, M.
    VLSI CIRCUITS AND SYSTEMS VI, 2013, 8764
  • [33] Fast architectures for FPGA-based implementation of RSA encryption algorithm
    Nibouche, O
    Nibouche, M
    Bouridane, A
    Belatreche, A
    2004 IEEE INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY, PROCEEDINGS, 2004, : 271 - 278
  • [34] An Efficient FPGA-based Implementation of Fractional Fourier Transform Algorithm
    Tao, Ran
    Liang, Guangping
    Zhao, Xing-Hao
    JOURNAL OF SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2010, 60 (01): : 47 - 58
  • [35] FPGA-Based Hardware Implementation of a Stable Inverse Source Problem Algorithm in a Non-Homogeneous Circular Region
    Oliveros-Oliveros, Jose Jacobo
    Conde-Sanchez, Jose Ruben
    Hernandez-Gracidas, Carlos Arturo
    Morin-Castillo, Maria Monserrat
    Conde-Mones, Jose Julio
    APPLIED SCIENCES-BASEL, 2024, 14 (04):
  • [36] A Viterbi decoder and its hardware Trojan models: an FPGA-based implementation study
    Kakkara, Varsha
    Balasubramanian, Karthi
    Yamuna, B.
    Mishra, Deepak
    Lingasubramanian, Karthikeyan
    Murugan, Senthil
    PEERJ COMPUTER SCIENCE, 2020, 6 (03): : 1 - 21
  • [37] A hardware implementation in FPGA of the Rijndael algorithm
    Chitu, C
    Chien, D
    Chien, C
    Verbauwhede, I
    Chang, F
    2002 45TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL I, CONFERENCE PROCEEDINGS, 2002, : 507 - 510
  • [38] Optimized pure hardware FPGA-based implementation of active disturbance rejection control
    Momir Stankovic
    Milica Naumovic
    Stojadin Manojlovic
    Slobodan Simic
    Electrical Engineering, 2018, 100 : 111 - 121
  • [39] EMBRYONIC SYSTEMS IMPLEMENTATION WITH FPGA-BASED ARTIFICIAL CELL NETWORK HARDWARE ARCHITECTURES
    Szasz, Csaba
    Chindris, Virgil
    Husi, Geza
    ASIAN JOURNAL OF CONTROL, 2010, 12 (02) : 208 - 215
  • [40] Optimized pure hardware FPGA-based implementation of active disturbance rejection control
    Stankovic, Momir
    Naumovic, Milica
    Manojlovic, Stojadin
    Simic, Slobodan
    ELECTRICAL ENGINEERING, 2018, 100 (01) : 111 - 121
12345