Hardware implementation of a background substraction algorithm in FPGA-based platforms

被引：0
|
作者：
Calvo-Gallego, Elisa [1 ]
Sanchez-Solano, Santiago [1 ]
Brox Jimenez, Piedad [2 ]
机构：
[1] Univ Seville, Inst Microelect Sevilla IMSE CNM, CSIC, Seville, Spain
[2] Univ Seville, Dept Elect & Electromagnetism, Inst Microelect Sevilla IMSE CNM, CSIC, Seville, Spain
来源：
2015 IEEE INTERNATIONAL CONFERENCE ON INDUSTRIAL TECHNOLOGY (ICIT) | 2015年
关键词：
background substraction; foreground extraction; hardware implementation; fuzzy logic-based techniques;
D O I：
暂无
中图分类号：
T [工业技术];
学科分类号：
08 ;
摘要：
Different strategies for the implementation of a fuzzy logic-based background subtraction algorithm are presented in this paper. The goal of this contribution is to obtain an efficient implementation suitable to be integrated into hardware platforms with limited resources. In order to find an adequate performance-resources trade-off, the design space is explored taken into account several strategies and implementation options. The final implementation is encapsulated within an IP core that has been used in a demonstrator, built on a Spartan-3A-DSP FPGA development board, suitable for processing VGA (640x480P) @ 60 Hz.
引用
收藏
页码：1688 / 1693
页数：6
相关论文
共 50 条
  • [41] FPGA-based hardware implementation of generalized profile search using online arithmetic
    Mosanya, Emeka
    Sanchez, Eduardo
    ACM/SIGDA International Symposium on Field Programmable Gate Arrays - FPGA, 1999, : 101 - 110
  • [42] FPGA-based Hardware Implementation of Optical Flow Constraint Equation of Horn and Schunck
    Rustam, Ruzali
    Hamid, Nor Hisham
    Hussin, Fawnizu Azmadi
    2012 4TH INTERNATIONAL CONFERENCE ON INTELLIGENT AND ADVANCED SYSTEMS (ICIAS), VOLS 1-2, 2012, : 790 - 794
  • [43] FPGA-Based Hardware Implementation of Real-Time Optical Flow Calculation
    Seyid, Kerem
    Richaud, Andrea
    Capoccia, Raffaele
    Leblebici, Yusuf
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS FOR VIDEO TECHNOLOGY, 2018, 28 (01) : 206 - 216
  • [44] Hardware implementation of detection algorithm for railway clearance based on FPGA
    Wang, Yao
    Wang, Zhongwei
    Yu, Zujun
    Tiedao Xuebao/Journal of the China Railway Society, 2016, 38 (03): : 84 - 91
  • [45] An FPGA-based Hardware Accelerator of RANSAC Algorithm for Matching of Images Feature Points
    Zhao, Ziwei
    Wang, Fei
    Ni, Qi
    2019 IEEE 13TH INTERNATIONAL CONFERENCE ON ASIC (ASICON), 2019,
  • [46] Configuration Measurement for FPGA-based Trusted Platforms
    Glas, Benjamin
    Klimm, Alexander
    Mueller-Glaser, Klaus
    Becker, Juergen
    RSP 2009: TWENTIETH IEEE/IFIP INTERNATIONAL SYMPOSIUM ON RAPID SYSTEM PROTOTYPING, PROCEEDINGS: SHORTENING THE PATH FROM SPECIFICATION TO PROTOTYPE, 2009, : 123 - 129
  • [47] FPGA-based DNA Basecalling Hardware Acceleration
    Wu, ZhongPan
    Hammad, Karim
    Mittmann, Robinson
    Magierowski, Sebastian
    Ghafar-Zadeh, Ebrahim
    Zhong, Xiaoyong
    2018 IEEE 61ST INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2018, : 1098 - 1101
  • [48] An FPGA-based Hardware Accelerator for Iris Segmentation
    Avey, Joe
    Jones, Phillip
    Zambreno, Joseph
    2018 INTERNATIONAL CONFERENCE ON RECONFIGURABLE COMPUTING AND FPGAS (RECONFIG), 2018,
  • [49] A High-Performance FPGA-Based Implementation of the LZSS Compression Algorithm
    Shcherbakov, Ivan
    Weis, Christian
    Wehn, Norbert
    2012 IEEE 26TH INTERNATIONAL PARALLEL AND DISTRIBUTED PROCESSING SYMPOSIUM WORKSHOPS & PHD FORUM (IPDPSW), 2012, : 449 - 453
  • [50] HARDWARE REDUCTION IN FPGA-BASED MOORE FSM
    Barkalov, Alexander
    Titarenko, Larysa
    Malcheva, Raisa
    Soldatov, Kyryll
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2013, 22 (03)
12345