3D Contactless communication for IC design

被引:2
|
作者
Canegallo, Roberto [1 ]
Ciccarelli, Luca [1 ]
Natali, Federico [2 ]
Fazzi, Alberto [2 ]
Guerrieri, Roberto [2 ]
Rolandi, PierLuigi [1 ]
机构
[1] STMicroelectronics, Agrate Brianza, Italy
[2] Univ Bologna, ARCES, I-40126 Bologna, Italy
关键词
3D integration; AC interconnections; capacitive coupling; inter chip communication;
D O I
10.1109/ICICDT.2008.4567286
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
3D Contactless technology based on capacitive coupling represents a promising solution for high-speed and low power signaling in vertically integrated chips. AC coupled interconnects do not suffer from mechanical stress, and the parasitic load is much reduced when compared to standard DC solutions, such as wire bonding and micro bumps. Communication system based on wireless interconnection scheme with transmitter and receiver circuits implemented in 0.13 mu m CMOS technology and connected to 8x8 mu m(2) electrodes in the upper metal layer of different dies and with face-to-face assembly, makes available a throughput of more than 22Mbps/mu m(2) with 80 mu W/Gbps energy consumption.
引用
收藏
页码:241 / +
页数:2
相关论文
共 50 条
  • [31] 3D IC with TSV: Status and developments
    Vardaman, E. Jan
    [J]. SOLID STATE TECHNOLOGY, 2013, 56 (02) : 12 - 12
  • [32] Homogeneous Integration for 3D IC with TSV
    Kwai, Ding-Ming
    [J]. 2010 15TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC 2010), 2010, : 538 - 539
  • [33] A Placement Optimization Technique for 3D IC
    Banerjee, Sabyasachee
    Majumder, Subhashis
    Varma, Abhishek
    Das, Debesh K.
    [J]. 2017 7TH INTERNATIONAL SYMPOSIUM ON EMBEDDED COMPUTING AND SYSTEM DESIGN (ISED), 2017,
  • [34] 3D IC Integration Using Blockchain
    Radeep Krishna, R.
    Sivakumar, P.
    Abraham, C.G.
    Sreedivya, K.M.
    [J]. Lecture Notes in Networks and Systems, 2023, 540 : 317 - 344
  • [35] 3D IC for future HEP detectors
    Thom, J.
    Lipton, R.
    Heintz, U.
    Johnson, M.
    Narain, M.
    Badman, R.
    Spiegel, L.
    Triphati, M.
    Deptuch, G.
    Kenney, C.
    Parker, S.
    Ye, Z.
    Siddons, D. P.
    [J]. JOURNAL OF INSTRUMENTATION, 2014, 9
  • [36] 3D IC系统架构概述
    陈昊
    谢业磊
    庞健
    欧阳可青
    [J]. 中兴通讯技术., 2024, 30(S1) (S1) - 83
  • [37] Mapping progress in 3D IC integration
    LoPiccolo, P
    [J]. SOLID STATE TECHNOLOGY, 2006, 49 (06) : 34 - +
  • [38] M3D-ADTCO: Monolithic 3D Architecture, Design and Technology Co-Optimization for High Energy Efficient 3D IC
    Thuries, Sebastien
    Billoint, Olivier
    Choisnet, Sylvain
    Lemaire, Romain
    Vivet, Pascal
    Batude, Perrine
    Lattard, Didier
    [J]. PROCEEDINGS OF THE 2020 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE 2020), 2020, : 1740 - 1745
  • [39] Signal Integrity in High Speed 3D IC Design- A Case Study
    Harb, Shadi M. S.
    Eisenstadt, William
    [J]. 2021 IEEE NORDIC CIRCUITS AND SYSTEMS CONFERENCE (NORCAS), 2021,
  • [40] Thermal aware Graphene Based Through Silicon Via Design for 3D IC
    Hossain, Nahid M.
    Hossain, MunEm
    Bin Yousuf, Abdul Hamid
    Chowdhury, Masud H.
    [J]. 2013 IEEE INTERNATIONAL 3D SYSTEMS INTEGRATION CONFERENCE (3DIC), 2013,