3D Contactless communication for IC design

被引:2
|
作者
Canegallo, Roberto [1 ]
Ciccarelli, Luca [1 ]
Natali, Federico [2 ]
Fazzi, Alberto [2 ]
Guerrieri, Roberto [2 ]
Rolandi, PierLuigi [1 ]
机构
[1] STMicroelectronics, Agrate Brianza, Italy
[2] Univ Bologna, ARCES, I-40126 Bologna, Italy
关键词
3D integration; AC interconnections; capacitive coupling; inter chip communication;
D O I
10.1109/ICICDT.2008.4567286
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
3D Contactless technology based on capacitive coupling represents a promising solution for high-speed and low power signaling in vertically integrated chips. AC coupled interconnects do not suffer from mechanical stress, and the parasitic load is much reduced when compared to standard DC solutions, such as wire bonding and micro bumps. Communication system based on wireless interconnection scheme with transmitter and receiver circuits implemented in 0.13 mu m CMOS technology and connected to 8x8 mu m(2) electrodes in the upper metal layer of different dies and with face-to-face assembly, makes available a throughput of more than 22Mbps/mu m(2) with 80 mu W/Gbps energy consumption.
引用
收藏
页码:241 / +
页数:2
相关论文
共 50 条
  • [1] Contactless Detection of Faulty TSV in 3D IC via Capacitive Coupling
    Basith, Iftekhar Ibne
    Rashidzadeh, Rashid
    Abdel-Raheem, Esam
    [J]. 2015 IEEE 58TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2015,
  • [2] Capacitive Coupled Contactless Interconnect Design for 3D ICs
    Kim, Tony T.
    Aung, Myat Thu Linn
    [J]. 2015 INTERNATIONAL SOC DESIGN CONFERENCE (ISOCC), 2015, : 121 - 122
  • [3] Routability in 3D IC Design: Monolithic 3D vs. Skybridge 3D CMOS
    Shi, Jiajun
    Li, Mingyu
    Khasanvis, Santosh
    Rahman, Mostafizur
    Moritz, Csaba Andras
    [J]. PROCEEDINGS OF THE 2016 IEEE/ACM INTERNATIONAL SYMPOSIUM ON NANOSCALE ARCHITECTURES (NANOARCH), 2016, : 145 - 150
  • [4] A TSV Alignment Design for Multilayer 3D IC
    Zhao, Wei
    Hou, Ligang
    Peng, Xiaohong
    Wang, Jinhui
    Fu, Jingyan
    Yang, Yang
    [J]. PROCEEDINGS OF 2015 IEEE 11TH INTERNATIONAL CONFERENCE ON ASIC (ASICON), 2015,
  • [5] Buffered Interconnects in 3D IC Layout Design
    Ahmed, Mohammad A.
    Mohapatra, Sucheta
    Chrzanowska-Jeske, Malgorzata
    [J]. PROCEEDINGS OF THE 18TH ACM/IEEE SYSTEM LEVEL INTERCONNECT PREDICTION 2016 WORKSHOP (SLIP '16), 2016,
  • [6] 3D INTEGRATION OF MEMS AND IC: DESIGN, TECHNOLOGY AND SIMULATIONS
    Taklo, Maaike M. V.
    Schjolberg-Henriksen, Kari
    Lietaer, Nicolas
    Prainsack, Josef
    Elfving, Anders
    Weber, Josef
    Klein, Matthias
    Schneider, Peter
    Reitz, Sven
    [J]. ADVANCED MATERIALS AND TECHNOLOGIES FOR MICRO/NANO-DEVICES, SENSORS AND ACTUATORS, 2010, : 191 - +
  • [7] PI/SI consideration for enabling 3D IC design
    Son, Jungil
    Moon, Sungwook
    Nam, Seungki
    Kim, Wook
    [J]. IEEE 71ST ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC 2021), 2021, : 1307 - 1311
  • [8] TSV Redundancy: Architecture and Design Issues in 3D IC
    Hsieh, Ang-Chih
    Hwang, TingTing
    Chang, Ming-Tung
    Tsai, Min-Hsiu
    Tseng, Chih-Mou
    Li, Hung-Chun
    [J]. 2010 DESIGN, AUTOMATION & TEST IN EUROPE (DATE 2010), 2010, : 166 - 171
  • [9] Contactless 3D Fingerprint Identification Without 3D Reconstruction
    Zheng, Qian
    Kumar, Ajay
    Pan, Gang
    [J]. 2018 6TH INTERNATIONAL WORKSHOP ON BIOMETRICS AND FORENSICS (IWBF), 2018,
  • [10] Simultaneous optimization of the area, wirelength and TSVs in a 3D IC design
    Atul Prakash
    Rajesh Kumar Lal
    [J]. Sādhanā, 47