Low Noise Linear Voltage Regulator for Use as an on-chip PLL Supply in Microprocessors

被引：0
|
作者：
Shor, Joseph [1 ]
机构：
[1] Intel Corp, Yakum, Israel
来源：
2010 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS | 2010年
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
A novel on-chip linear voltage regulator (VR), for use as PLL power supply is described. This voltage regulator exhibits a Power Supply Rejection Ratio (PSRR) of > 40dB and low thermal noise. Accurate current control enables optimized power and performance. These properties enable the VR to be utilized in PLL's without adding any deterministic and random jitter. The VR has been designed and characterized in Intel's recent leading-edge purely digital process.
引用
收藏
页码：841 / 844
页数：4
相关论文
共 50 条
  • [1] A Low-Power-Consumption, Supply-Noise-Insensitive Charge Pump PLL with a Voltage Regulator for On-chip Clock Generating in MAPS at STAR Experiment
    Sun, Quan
    Brogna, Andrea S.
    Hu-Guo, Christine
    Zhang, Youguang
    Hu, Yann
    2008 IEEE NUCLEAR SCIENCE SYMPOSIUM AND MEDICAL IMAGING CONFERENCE (2008 NSS/MIC), VOLS 1-9, 2009, : 1307 - +
  • [2] An On-Chip Power Supply Regulator to Reduce the Switching Noise
    Zhou, Junfeng
    Dehaene, Wim
    IEEE TRANSACTIONS ON ELECTROMAGNETIC COMPATIBILITY, 2011, 53 (01) : 157 - 168
  • [3] A novel fully on-chip CMOS low-dropout linear regulator with ultra low noise
    Institute of VLSI Design, Zhejiang University, Hangzhou 310027, China
    Pan Tao Ti Hsueh Pao, 2008, 8 (1602-1607):
  • [4] Modeling and Analysis of On-Chip Power Noise Induced by an On-Chip Linear Voltage Regulator Module With a High-Speed Output Buffer
    Kim, Heegon
    Cho, Jonghyun
    Yoon, Changwook
    Achkir, Brice
    Drewniak, James
    Fan, Jun
    IEEE TRANSACTIONS ON ELECTROMAGNETIC COMPATIBILITY, 2020, 62 (03) : 880 - 893
  • [5] Full on-chip CMOS low-dropout voltage regulator
    Milliken, Robert J.
    Silva-Martinez, Jose
    Sanchez-Sinencio, Edgar
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2007, 54 (09) : 1879 - 1890
  • [6] A Robust Low-Voltage On-Chip LDO Voltage Regulator in 180 nm
    Patri, Sreehari Rao
    Prasad, K. S. R. Krishna
    VLSI DESIGN, 2008,
  • [7] An on-chip noise canceller with high voltage supply lines for nanosecond-range power supply noise
    Nakamura, Yasumi
    Takamiya, Makoto
    Sakurai, Takayasu
    2007 SYMPOSIUM ON VLSI CIRCUITS, DIGEST OF TECHNICAL PAPERS, 2007, : 124 - 125
  • [8] An On-Chip Noise Canceller with High Voltage Supply Lines for Nanosecond-Range Power Supply Noise
    Nakamura, Yasumi
    Takamiya, Makoto
    Sakurai, Takayasu
    IEICE TRANSACTIONS ON ELECTRONICS, 2009, E92C (04): : 468 - 474
  • [9] Modeling of Power Supply Noise Associated with Package Parasitics in an On-Chip LDO Regulator
    Joo, Junho
    Sun, Yin
    Lee, Jongjoo
    Kong, Sunkyu
    Kang, Soonku
    Song, Inmyung
    Hwang, Chulsoon
    2021 JOINT IEEE INTERNATIONAL SYMPOSIUM ON ELECTROMAGNETIC COMPATIBILITY, SIGNAL & POWER INTEGRITY, AND EMC EUROPE (EMC+SIPI AND EMC EUROPE), 2021, : 395 - 399
  • [10] A linear voltage regulator for PLL in SOC application
    Jia, Chen
    Qin, Bo
    Chen, Zhiliang
    2006 IEEE INTERNATIONAL CONFERENCE ON WIRELESS COMMUNICATIONS, NETWORKING AND MOBILE COMPUTING, VOLS 1-4, 2006, : 650 - 653
12345