An on-chip noise canceller with high voltage supply lines for nanosecond-range power supply noise

被引:3
|
作者
Nakamura, Yasumi [1 ]
Takamiya, Makoto [1 ]
Sakurai, Takayasu [1 ]
机构
[1] Univ Tokyo, Ctr Collaborat Res, Tokyo, Japan
关键词
D O I
10.1109/VLSIC.2007.4342683
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
An on-chip noise canceller with high voltage supply lines for the nanosecond-range power supply noise is proposed. The canceller fabricated with 90-nm CMOS achieves 68% noise reduction with 2.0% power increase. Under the same noise reduction conditions, the area penalty for the canceller is 1/77 and 1/45 of those for the additional on-chip decoupling capacitors and the power supply lines respectively.
引用
收藏
页码:124 / 125
页数:2
相关论文
共 50 条
  • [1] An On-Chip Noise Canceller with High Voltage Supply Lines for Nanosecond-Range Power Supply Noise
    Nakamura, Yasumi
    Takamiya, Makoto
    Sakurai, Takayasu
    IEICE TRANSACTIONS ON ELECTRONICS, 2009, E92C (04): : 468 - 474
  • [2] An On-Chip Power Supply Regulator to Reduce the Switching Noise
    Zhou, Junfeng
    Dehaene, Wim
    IEEE TRANSACTIONS ON ELECTROMAGNETIC COMPATIBILITY, 2011, 53 (01) : 157 - 168
  • [3] On-Chip Resonant Supply Noise Canceller Utilizing Parasitic Capacitance of Sleep Blocks for Power Mode Switch
    Kim, Jinmyoung
    Nakura, Toru
    Takata, Hidehiro
    Ishibashi, Koichiro
    Ikeda, Makoto
    Asada, Kunihiro
    IEICE TRANSACTIONS ON ELECTRONICS, 2011, E94C (04) : 511 - 519
  • [4] Circuits and techniques for high-resolution measurement of on-chip power supply noise
    Alon, E
    Stojanovic, V
    Horowitz, M
    2004 SYMPOSIUM ON VLSI CIRCUITS, DIGEST OF TECHNICAL PAPERS, 2004, : 102 - 105
  • [5] Circuits and techniques for high-resolution measurement of on-chip power supply noise
    Alon, E
    Stojanovic, V
    Horowitz, MA
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2005, 40 (04) : 820 - 828
  • [6] On-chip real-time power supply noise detector
    Sehgal, Anuja
    Song, Peilin
    Jenkins, Keith A.
    ESSCIRC 2006: PROCEEDINGS OF THE 32ND EUROPEAN SOLID-STATE CIRCUITS CONFERENCE, 2006, : 380 - +
  • [7] An On-Chip Continuous Time Power Supply Noise Monitoring Technique
    Bando, Yoji
    Takaya, Satoshi
    Nagata, Makoto
    2009 IEEE ASIAN SOLID-STATE CIRCUITS CONFERENCE (A-SSCC), 2009, : 97 - 100
  • [8] Power Supply Noise Evaluation with On-chip Noise Monitoring for Various Decoupling Schemes of SiP
    Okumura, Takafumi
    Oizono, Yoshiaki
    Nabeshima, Yoshitaka
    Sudo, Toshio
    2010 IEEE ELECTRICAL DESIGN OF ADVANCED PACKAGE & SYSTEMS SYMPOSIUM, 2010,
  • [9] Efficient and accurate modeling of power supply noise on distributed on-chip power networks
    Zheng, LR
    Li, BX
    Tenhunen, H
    ISCAS 2000: IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS - PROCEEDINGS, VOL II: EMERGING TECHNOLOGIES FOR THE 21ST CENTURY, 2000, : 513 - 516
  • [10] Power supply noise simulation considering dynamic effect of on-chip current
    Zhou, Yaping
    Dhong, Sang H.
    Nishino, Yoichi
    Harvey, Paul M.
    Mandrekar, Rohan
    Gervais, Gilles
    Criscolo, Nikki
    ELECTRICAL PERFORMANCE OF ELECTRONIC PACKAGING, 2006, : 87 - +