Low Noise Linear Voltage Regulator for Use as an on-chip PLL Supply in Microprocessors

被引：0
|
作者：
Shor, Joseph [1 ]
机构：
[1] Intel Corp, Yakum, Israel
来源：
2010 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS | 2010年
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
A novel on-chip linear voltage regulator (VR), for use as PLL power supply is described. This voltage regulator exhibits a Power Supply Rejection Ratio (PSRR) of > 40dB and low thermal noise. Accurate current control enables optimized power and performance. These properties enable the VR to be utilized in PLL's without adding any deterministic and random jitter. The VR has been designed and characterized in Intel's recent leading-edge purely digital process.
引用
收藏
页码：841 / 844
页数：4
相关论文
共 50 条
  • [41] On-chip linear voltage regulator module (VRM) effect on power distribution network (PDN) noise and jitter at high-speed output buffer
    Kim, Heegon
    Kim, Sukjin
    Kim, Joungho
    Yoon, Changwook
    Achkir, Brice
    Fan, Jun
    IEEE Electromagnetic Compatibility Magazine, 2015, 4 (02) : 108 - 113
  • [42] Regulator-Gating: Adaptive Management of On-Chip Voltage Regulators
    Kose, Selcuk
    GLSVLSI'14: PROCEEDINGS OF THE 2014 GREAT LAKES SYMPOSIUM ON VLSI, 2014, : 105 - 110
  • [43] On-Chip Linear Voltage Regulator Module (VRM) Effect on Power Distribution Network (PDN) Noise and Jitter at High-Speed Output Buffer
    Kim, Heegon
    Kim, Sukjin
    Kim, Joungho
    Kim, Jingook
    Yoon, Changwook
    Achkir, Brice
    2015 IEEE SYMPOSIUM ON ELECTROMAGNETIC COMPATIBILITY AND SIGNAL INTEGRITY, 2015, : 22 - 27
  • [44] An on-chip Low Drop-Out Voltage Regulator with 150mA Driving Capability
    Lv Xiaopeng
    Bian Qiang
    Yue Suge
    WORLD CONGRESS ON ENGINEERING AND COMPUTER SCIENCE, WCECS 2011, VOL II, 2011, : 730 - 733
  • [45] An area efficient high speed, fully on-chip low dropout -LDO- voltage regulator
    Amaya, Andres F.
    Gomez, Hector I.
    Espinosa, Guillermo
    INGENIERIA Y COMPETITIVIDAD, 2015, 17 (01): : 153 - 160
  • [46] On the Optimal Threshold Voltage Computation of On-Chip Noise Sensors
    Wang, Tao
    Zhang, Chun
    Xiong, Jinjun
    Luo, Pei-Wen
    Cheng, Liang-Chia
    Shi, Yiyu
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2016, 35 (10) : 1744 - 1754
  • [47] A novel on-chip voltage generator for low voltage DRAMs and PRAMs
    Matano, Tatsuya
    Sato, Koji
    Nakai, Kiyoshi
    Asano, Isamu
    PROCEEDINGS OF THE IEEE 2009 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2009, : 315 - 318
  • [48] Validation of a full-chip simulation model for supply noise and delay dependence on average voltage drop with on-chip delay measurement
    Ogasahara, Yasuhiro
    Enami, Takashi
    Hashimoto, Masanori
    Sato, Takashi
    Onoye, Takao
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2007, 54 (10) : 868 - 872
  • [49] LOW-POWER ON-CHIP SUPPLY VOLTAGE CONVERSION SCHEME FOR ULTRAHIGH-DENSITY DRAMS
    TAKASHIMA, D
    WATANABE, S
    FUSE, T
    SUNOUCHI, K
    HARA, T
    IEICE TRANSACTIONS ON ELECTRONICS, 1993, E76C (05) : 844 - 849
  • [50] LOW-POWER ON-CHIP SUPPLY VOLTAGE CONVERSION SCHEME FOR ULTRAHIGH-DENSITY DRAMS
    TAKASHIMA, D
    WATANABE, S
    FUSE, T
    SUNOUCHI, K
    HARA, T
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1993, 28 (04) : 504 - 509
12345