Implementation of flight control computer hardware using the C6701 processor

被引：0
|
作者：
Kwon, Jong-Kwang [1 ]
Byun, Jin-Ku [1 ]
Ahn, Jong-Min [1 ]
Ko, Joon-Soo [1 ]
Lee, Dae-Yearl [1 ]
Kim, Whan-Woo [2 ]
机构：
[1] Agcy Def Dev, Dep Aircraft, Taejon 305600, South Korea
[2] Chung Nam Natl Univ, Dep Elect Eng, Daejeon 305764, South Korea
来源：
NEW ADVANCES IN SIMULATION, MODELLING AND OPTIMIZATION (SMO '07) | 2007年
关键词：
digital flight control computer (DFLCC); SMJ320C6701; Flying Test Bed (FTB); Korean Supersonic Aircraft (KSA); flight control system (FCS); central processing unit (CPU); input output processor (IOP); rapid prototyping (RP);
D O I：
暂无
中图分类号：
TP18 [人工智能理论];
学科分类号：
081104 ; 0812 ; 0835 ; 1405 ;
摘要：
Flying Test Bed (FTB) program is to establish the in-house capability of digital flight control computer (DFLCC) development which will be installed on the existing Korean Supersonic Aircraft (KSA). A hardware manufacturing technology of DFLCC mainly lies in constitution and layout of central processing unit (CPU), and input output processor (IOP) board which includes core processor, with those of other boards. The FTB DFLCC has triplex digital redundancy architecture. We use to DFLCC rapid prototyping (RP) to help the participants perform design review and function analysis easily. In this paper, we present the establishment and implementation of FTB DFLCC hardware using the SMJ320C6701 processor and RP. Also, channel valid logic and cross channel data link (CCDL) are described for redundancy management.
引用
收藏
页码：352 / +
页数：2
相关论文
共 50 条
  • [1] Using a TI C6701 DSP rapid prototyping system for nonlinear adaptive filtering to mitigate interference
    Goshorn, R.
    Goshorn, D.
    DEVICE APPLICATIONS OF NONLINEAR DYNAMICS, 2006, : 217 - 221
  • [2] A study on processor monitoring for integration test of flight control computer equipped with a modern processor
    Lee, Cheol
    Kim, Jae-Cheol
    Cho, In-Jae
    Journal of Institute of Control, Robotics and Systems, 2008, 14 (10) : 1081 - 1087
  • [3] Implementation of a Flight Control Tower Simulator using Commercial Off-the-shelf Hardware
    Mo Shifeng
    Wang Danxia
    SIMULATION-TRANSACTIONS OF THE SOCIETY FOR MODELING AND SIMULATION INTERNATIONAL, 2010, 86 (02): : 127 - 135
  • [4] Video compression hardware implementation using programmable media processor
    Kratochvíl, T
    Fryza, T
    PROCEEDINGS EC-VIP-MC 2003, VOLS 1 AND 2, 2003, : 299 - 304
  • [5] Artificial neural networks processor - A hardware implementation using a FPGA
    Ferreira, P
    Ribeiro, P
    Antunes, A
    Dias, FM
    FIELD-PROGRAMMABLE LOGIC AND APPLICATIONS, PROCEEDINGS, 2004, 3203 : 1084 - 1086
  • [6] Hardware implementation of Rijndael processor using sub-pipeline
    Lee, Y
    Lee, S
    Kim, Y
    7TH WORLD MULTICONFERENCE ON SYSTEMICS, CYBERNETICS AND INFORMATICS, VOL II, PROCEEDINGS: COMPUTER SCIENCE AND ENGINEERING, 2003, : 84 - 88
  • [7] Implementation of VPN router hardware platform using network processor
    Lee, SW
    Jeon, YS
    Kim, KY
    Jang, JS
    8TH INTERNATIONAL CONFERENCE ON ADVANCED COMMUNICATION TECHNOLOGY, VOLS 1-3: TOWARD THE ERA OF UBIQUITOUS NETWORKS AND SOCIETIES, 2006, : U671 - U674
  • [8] Hardware implementation of ECG denoising system using TMS320C6713 DSP processor
    Anapagamini, S. A.
    Rajavel, R.
    INTERNATIONAL JOURNAL OF BIOMEDICAL ENGINEERING AND TECHNOLOGY, 2016, 21 (01) : 95 - 108
  • [9] Single event upset characterization of the SMJ320C6701 digital signal processor using proton irradiation
    Hiemstra, DM
    Miladinovic, B
    Chayab, F
    NSREC: 2005 IEEE RADIATION EFFECTS DATA WORKSHOP, WORKSHOP RECORD, 2005, : 42 - 45
  • [10] A Hardware Implementation of SHA3 Hash Processor using Cortex-M0
    Kim, Dong-Seong
    Lee, Sang-Hyun
    Shin, Kyung-Wook
    2019 INTERNATIONAL CONFERENCE ON ELECTRONICS, INFORMATION, AND COMMUNICATION (ICEIC), 2019, : 434 - 437
12345