Implementation of flight control computer hardware using the C6701 processor

被引:0
|
作者
Kwon, Jong-Kwang [1 ]
Byun, Jin-Ku [1 ]
Ahn, Jong-Min [1 ]
Ko, Joon-Soo [1 ]
Lee, Dae-Yearl [1 ]
Kim, Whan-Woo [2 ]
机构
[1] Agcy Def Dev, Dep Aircraft, Taejon 305600, South Korea
[2] Chung Nam Natl Univ, Dep Elect Eng, Daejeon 305764, South Korea
关键词
digital flight control computer (DFLCC); SMJ320C6701; Flying Test Bed (FTB); Korean Supersonic Aircraft (KSA); flight control system (FCS); central processing unit (CPU); input output processor (IOP); rapid prototyping (RP);
D O I
暂无
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
Flying Test Bed (FTB) program is to establish the in-house capability of digital flight control computer (DFLCC) development which will be installed on the existing Korean Supersonic Aircraft (KSA). A hardware manufacturing technology of DFLCC mainly lies in constitution and layout of central processing unit (CPU), and input output processor (IOP) board which includes core processor, with those of other boards. The FTB DFLCC has triplex digital redundancy architecture. We use to DFLCC rapid prototyping (RP) to help the participants perform design review and function analysis easily. In this paper, we present the establishment and implementation of FTB DFLCC hardware using the SMJ320C6701 processor and RP. Also, channel valid logic and cross channel data link (CCDL) are described for redundancy management.
引用
收藏
页码:352 / +
页数:2
相关论文
共 50 条
  • [21] Design and Implementation of a Flight Control System for an Unmanned Rotorcraft using RPT Control Approach
    Cai Guowei
    Wang Biao
    Chen, Ben M.
    Lee, Tong H.
    2011 30TH CHINESE CONTROL CONFERENCE (CCC), 2011, : 6492 - 6497
  • [22] Design and Implementation of a Flight Control System for an Unmanned Rotorcraft using RPT Control Approach
    Cai, Guowei
    Wang, Biao
    Chen, Ben M.
    Lee, Tong H.
    ASIAN JOURNAL OF CONTROL, 2013, 15 (01) : 95 - 119
  • [23] BLEACH PLANT COMPUTER CONTROL - DESIGN, IMPLEMENTATION, AND FIELD EXPERIENCE .1. CONTROL-SYSTEM HARDWARE AND SOFTWARE
    RANKIN, PA
    BIALKOWSKI, WL
    TAPPI JOURNAL, 1984, 67 (06): : 50 - 53
  • [24] A Hardware Implementation of a Genetic Programming System Using FPGAs and Handel-C
    Peter Martin
    Genetic Programming and Evolvable Machines, 2001, 2 (4) : 317 - 343
  • [25] An efficient time domain speech compression technique and hardware implementation on TMS320C5416 digital signal processor
    Sanyal, Arindam
    Das, Snehasish
    Venkateswaran, P.
    Sanyal, S. K.
    Nandi, R.
    2007 INTERNATIONAL CONFERENCE OF SIGNAL PROCESSING, COMMUNICATIONS AND NETWORKING, VOLS 1 AND 2, 2006, : 26 - +
  • [26] Network implementation of a system for autonomous visual flight control using optical flow
    Doner, J.
    Rahman, Z.
    Inigo, R.
    McVey, E.
    Neural Networks, 1988, 1 (1 SUPPL)
  • [27] Hardware in Loop Implementation and Analysis of a Neural Augmented Fault Tolerant Flight Controller for a High Performance Dynamic Fighter Aircraft Model on a Target Digital Signal Processor
    Ramrao, Nagaraj
    Murthy, T. V. Rama
    TENCON 2009 - 2009 IEEE REGION 10 CONFERENCE, VOLS 1-4, 2009, : 1145 - +
  • [28] Hardware and Software Implementation of Real Time Electrooculogram (EOG) Acquisition System to Control Computer Cursor with Eyeball Movement
    Hossain, Zakir
    Shuvo, Md. Maruf Hossain
    Sarker, Prionjit
    2017 4TH INTERNATIONAL CONFERENCE ON ADVANCES IN ELECTRICAL ENGINEERING (ICAEE), 2017, : 132 - 137
  • [29] Design and Implementation of Hardware-In-The-Loop-Simulation for UAV Using PID Control Method
    Sufendi
    Trilaksono, Bambang Riyanto
    Nasution, Syahron Hasbi
    Purwanto, Eko Budi
    PROCEEDINGS OF 2013 3RD INTERNATIONAL CONFERENCE ON INSTRUMENTATION, COMMUNICATIONS, INFORMATION TECHNOLOGY, AND BIOMEDICAL ENGINEERING (ICICI-BME), 2013, : 124 - 130
  • [30] Hardware Implementation of PV Z Source Inverter Using Maximum Boost Control Method
    Panda, Babita
    Pati, Nivedita
    Panda, Bhagabat
    SMART INTELLIGENT COMPUTING AND APPLICATIONS, VOL 2, 2020, 160 : 685 - 693