共 50 条
- [1] Efficient Hardware Implementation of Artificial Neural Networks on FPGA [J]. 2024 IEEE 6TH INTERNATIONAL CONFERENCE ON AI CIRCUITS AND SYSTEMS, AICAS 2024, 2024, : 233 - 237
- [5] Hardware Implementation of Artificial Neural Network Training Using Particle Swarm Optimization on FPGA [J]. JOURNAL OF POLYTECHNIC-POLITEKNIK DERGISI, 2010, 13 (02): : 83 - 92
- [6] Implementation of artificial neural networks on a reconfigurable hardware accelerator [J]. 10TH EUROMICRO WORKSHOP ON PARALLEL, DISTRIBUTED AND NETWORK-BASED PROCESSING, PROCEEDINGS, 2002, : 243 - 250
- [8] Noise reduction and image enhancement using a hardware implementation of artificial neural networks [J]. NINTH WORKSHOP ON VIRTUAL INTELLIGENCE/DYNAMIC NEURAL NETWORKS: ACADEMIC/INDUSTRIAL/NASA/DEFENSE TECHNICAL INTERCHANGE AND TUTORIALS, 1999, 3728 : 212 - 221
- [9] A hardware implementation of artificial neural networks using field programmable gate arrays [J]. NUCLEAR INSTRUMENTS & METHODS IN PHYSICS RESEARCH SECTION A-ACCELERATORS SPECTROMETERS DETECTORS AND ASSOCIATED EQUIPMENT, 2007, 581 (03): : 816 - 820
- [10] FPGA Based Hardware Implementation of Simple Dynamic Binary Neural Networks [J]. NEURAL INFORMATION PROCESSING (ICONIP 2018), PT VII, 2018, 11307 : 647 - 655