Artificial neural networks processor - A hardware implementation using a FPGA

被引:0
|
作者
Ferreira, P [1 ]
Ribeiro, P [1 ]
Antunes, A [1 ]
Dias, FM [1 ]
机构
[1] Inst Politecn Setubal, Escola Super Tecnol, Dept Engn Electrotecn, P-2914508 Setubal, Portugal
关键词
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Several implementations of Artificial Neural Networks have been reported in scientific papers. Nevertheless, these implementations do not allow the direct use of off-line trained networks because of the much lower precision when compared with the software solutions where they are prepared or modifications in the activation function. In the present work a hardware solution called Artificial Neural Network Processor, using a FPGA, fits the requirements for a direct implementation of Feedforward Neural Networks, because of the high resolution and accurate activation function that were obtained. The resulting hardware solution is tested with data from a real system to confirm that it can correctly implement the models prepared off-line with MATLAB.
引用
收藏
页码:1084 / 1086
页数:3
相关论文
共 50 条
  • [1] Efficient Hardware Implementation of Artificial Neural Networks on FPGA
    Khalil, Kasem
    Mohaidat, Tamador
    Darwich, Mahmoud
    Kumar, Ashok
    Bayoumi, Magdy
    [J]. 2024 IEEE 6TH INTERNATIONAL CONFERENCE ON AI CIRCUITS AND SYSTEMS, AICAS 2024, 2024, : 233 - 237
  • [2] Hardware Implementation of Spiking Neural Networks on FPGA
    Han, Jianhui
    Li, Zhaolin
    Zheng, Weimin
    Zhang, Youhui
    [J]. TSINGHUA SCIENCE AND TECHNOLOGY, 2020, 25 (04) : 479 - 486
  • [3] Hardware Implementation of Spiking Neural Networks on FPGA
    Jianhui Han
    Zhaolin Li
    Weimin Zheng
    Youhui Zhang
    [J]. Tsinghua Science and Technology, 2020, 25 (04) : 479 - 486
  • [4] An FPGA implementation for neural networks with the FDFM processor core approach
    Ago, Yuki
    Ito, Yasuaki
    Nakano, Koji
    [J]. INTERNATIONAL JOURNAL OF PARALLEL EMERGENT AND DISTRIBUTED SYSTEMS, 2013, 28 (04) : 308 - 320
  • [5] Hardware Implementation of Artificial Neural Network Training Using Particle Swarm Optimization on FPGA
    Cavuslu, Mehmet Ali
    Karakuzu, Cihan
    Sahin, Suhap
    [J]. JOURNAL OF POLYTECHNIC-POLITEKNIK DERGISI, 2010, 13 (02): : 83 - 92
  • [6] Implementation of artificial neural networks on a reconfigurable hardware accelerator
    Porrmann, M
    Witkowski, U
    Kalte, H
    Rückert, U
    [J]. 10TH EUROMICRO WORKSHOP ON PARALLEL, DISTRIBUTED AND NETWORK-BASED PROCESSING, PROCEEDINGS, 2002, : 243 - 250
  • [7] Implementation of artificial neural networks into hardware: Concepts and limitations
    Goser, KF
    [J]. MATHEMATICS AND COMPUTERS IN SIMULATION, 1996, 41 (1-2) : 161 - 171
  • [8] Noise reduction and image enhancement using a hardware implementation of artificial neural networks
    David, R
    Williams, E
    de Trémiolles, G
    Tannhof, P
    [J]. NINTH WORKSHOP ON VIRTUAL INTELLIGENCE/DYNAMIC NEURAL NETWORKS: ACADEMIC/INDUSTRIAL/NASA/DEFENSE TECHNICAL INTERCHANGE AND TUTORIALS, 1999, 3728 : 212 - 221
  • [9] A hardware implementation of artificial neural networks using field programmable gate arrays
    Won, E.
    [J]. NUCLEAR INSTRUMENTS & METHODS IN PHYSICS RESEARCH SECTION A-ACCELERATORS SPECTROMETERS DETECTORS AND ASSOCIATED EQUIPMENT, 2007, 581 (03): : 816 - 820
  • [10] FPGA Based Hardware Implementation of Simple Dynamic Binary Neural Networks
    Aoki, Shunsuke
    Koyama, Seitaro
    Saito, Toshimichi
    [J]. NEURAL INFORMATION PROCESSING (ICONIP 2018), PT VII, 2018, 11307 : 647 - 655