Artificial neural networks processor - A hardware implementation using a FPGA

被引:0
|
作者
Ferreira, P [1 ]
Ribeiro, P [1 ]
Antunes, A [1 ]
Dias, FM [1 ]
机构
[1] Inst Politecn Setubal, Escola Super Tecnol, Dept Engn Electrotecn, P-2914508 Setubal, Portugal
关键词
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Several implementations of Artificial Neural Networks have been reported in scientific papers. Nevertheless, these implementations do not allow the direct use of off-line trained networks because of the much lower precision when compared with the software solutions where they are prepared or modifications in the activation function. In the present work a hardware solution called Artificial Neural Network Processor, using a FPGA, fits the requirements for a direct implementation of Feedforward Neural Networks, because of the high resolution and accurate activation function that were obtained. The resulting hardware solution is tested with data from a real system to confirm that it can correctly implement the models prepared off-line with MATLAB.
引用
收藏
页码:1084 / 1086
页数:3
相关论文
共 50 条
  • [41] Realization of Artificial Neural Networks on FPGA
    Ersoy, Mevlut
    Kumral, Cem Deniz
    [J]. ARTIFICIAL INTELLIGENCE AND APPLIED MATHEMATICS IN ENGINEERING PROBLEMS, 2020, 43 : 418 - 428
  • [42] FPGA Implementation of Harmonic Detection methods using Neural Networks
    Naoussi, Serge Raoul Dzonde
    Berviller, Herve
    Blonde, Jean Philippe
    Kom, Charles Hubert
    Kom, Martin
    Braun, Francis
    [J]. EPE: 2009 13TH EUROPEAN CONFERENCE ON POWER ELECTRONICS AND APPLICATIONS, VOLS 1-9, 2009, : 2497 - +
  • [43] Abstraction in FPGA implementation of neural networks
    Ogrenci, Arif Selcuk
    [J]. PROCEEDINGS OF THE 9TH WSEAS INTERNATIONAL CONFERENCE ON NEURAL NETWORKS (NN' 08): ADVANCED TOPICS ON NEURAL NETWORKS, 2008, : 221 - 224
  • [44] Reconfigurable FPGA implementation of neural networks
    Hajduk, Zbigniew
    [J]. NEUROCOMPUTING, 2018, 308 : 227 - 234
  • [45] The impact of modern FPGA architectures on neural hardware: A case study of the TOTEM neural processor
    McBader, S
    Lee, P
    Sartori, A
    [J]. 2004 IEEE INTERNATIONAL JOINT CONFERENCE ON NEURAL NETWORKS, VOLS 1-4, PROCEEDINGS, 2004, : 3149 - 3154
  • [46] Energy-Efficient Hardware Implementation of Fully Connected Artificial Neural Networks Using Approximate Arithmetic Blocks
    Nojehdeh, Mohammadreza Esmali
    Altun, Mustafa
    [J]. CIRCUITS SYSTEMS AND SIGNAL PROCESSING, 2023, 42 (09) : 5428 - 5452
  • [47] Energy-Efficient Hardware Implementation of Fully Connected Artificial Neural Networks Using Approximate Arithmetic Blocks
    Mohammadreza Esmali Nojehdeh
    Mustafa Altun
    [J]. Circuits, Systems, and Signal Processing, 2023, 42 : 5428 - 5452
  • [48] LogTOTEM: A logarithmic neural processor and its implementation on an FPGA fabric
    Lee, P.
    Costa, E.
    McBader, S.
    Clementel, L.
    Sartori, A.
    [J]. 2007 IEEE INTERNATIONAL JOINT CONFERENCE ON NEURAL NETWORKS, VOLS 1-6, 2007, : 2763 - +
  • [49] Hardware Implementation of the Digital Signal Processing Algorithms in Recurrent Signal Processor on FPGA
    Stepchenkov Y.A.
    Morozov N.V.
    Diachenko Y.G.
    Khilko D.V.
    Stepchenkov D.Y.
    Shikunov Y.I.
    [J]. Russian Microelectronics, 2023, 52 (07) : 641 - 647
  • [50] Design and Implementation of Hardware Firewall using FPGA
    Keni, Swati Maloji
    Mande, Sudhakar
    [J]. 2018 3RD INTERNATIONAL CONFERENCE FOR CONVERGENCE IN TECHNOLOGY (I2CT), 2018,