共 50 条
- [1] Artificial neural networks processor - A hardware implementation using a FPGA [J]. FIELD-PROGRAMMABLE LOGIC AND APPLICATIONS, PROCEEDINGS, 2004, 3203 : 1084 - 1086
- [2] Noise-Robust Hardware Implementation of Neural Networks [J]. 2015 INTERNATIONAL JOINT CONFERENCE ON NEURAL NETWORKS (IJCNN), 2015,
- [3] Implementation of artificial neural networks on a reconfigurable hardware accelerator [J]. 10TH EUROMICRO WORKSHOP ON PARALLEL, DISTRIBUTED AND NETWORK-BASED PROCESSING, PROCEEDINGS, 2002, : 243 - 250
- [5] Efficient Hardware Implementation of Artificial Neural Networks on FPGA [J]. 2024 IEEE 6TH INTERNATIONAL CONFERENCE ON AI CIRCUITS AND SYSTEMS, AICAS 2024, 2024, : 233 - 237
- [6] Medical image noise reduction using cellular neural networks [J]. IIH-MSP: 2006 INTERNATIONAL CONFERENCE ON INTELLIGENT INFORMATION HIDING AND MULTIMEDIA SIGNAL PROCESSING, PROCEEDINGS, 2006, : 228 - +
- [7] A hardware implementation of artificial neural networks using field programmable gate arrays [J]. NUCLEAR INSTRUMENTS & METHODS IN PHYSICS RESEARCH SECTION A-ACCELERATORS SPECTROMETERS DETECTORS AND ASSOCIATED EQUIPMENT, 2007, 581 (03): : 816 - 820
- [8] Improving Noise Tolerance of Hardware Accelerated Artificial Neural Networks [J]. 2018 17TH IEEE INTERNATIONAL CONFERENCE ON MACHINE LEARNING AND APPLICATIONS (ICMLA), 2018, : 797 - 801