Low power commutator for pipelined FFT processors

被引：0

作者：

Han, W ^{[1
]}

Arslan, T ^{[1
]}

Erdogan, AT ^{[1
]}

Hasan, M ^{[1
]}

机构：

[1] Univ Edinburgh, Sch Engn & Elect, Edinburgh EH9 3JL, Midlothian, Scotland

来源：

2005 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), VOLS 1-6, CONFERENCE PROCEEDINGS | 2005年

关键词：

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

This paper proposes a low power commutator architecture for the implementation of radix-4 based pipelined Fast Fourier Transform processor. The architecture is based on dual port RAM blocks and exploits the interconnection topology among these blocks for low power implementation. The paper presents the commutator architecture, describes the design methodology and evaluation environment, and provides implementation results showing that the new commutator achieves up to 58% power saving for 256-point and 128-point FFTs as compared to previous commutator architectures.

引用

页码：5274 / 5277

页数：4

共 50 条

[21] Constant twiddle factor multiplier sharing in multipath delay feedback parallel pipelined FFT processors
Yang, Seung-Won
Lee, Jong-Yeol
ELECTRONICS LETTERS, 2014, 50 (15) : 1051 - 1052
[22] A Novel Low-Power 64-point Pipelined FFT/IFFT Processor for OFDM Applications
Yu, Chu
Liao, Yi-Ting
Yen, Mao-Hsu
Hsiung, Pao-Ann
Chen, Sao-Jie
IEEE INTERNATIONAL CONFERENCE ON CONSUMER ELECTRONICS (ICCE 2011), 2011, : 441 - +
[23] Power-complexity analysis of pipelined VLSI FFT architectures for low energy wireless communication applications
Hong, SJ
Kim, SW
Papaefthymiou, MC
Stark, WE
42ND MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, PROCEEDINGS, VOLS 1 AND 2, 1999, : 313 - 316
[24] A Pipelined Memory-efficient Architecture for Ultra-long Variable-size FFT Processors
Chen He
Wu Qiang
Gao Zhenbin
Wan Hongxing
PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON COMPUTER SCIENCE AND INFORMATION TECHNOLOGY, 2008, : 357 - 361
[25] Coefficient ordering based pipelined FFT/IFFT with minimum switching activity for low power WiMAX communication system
Wu, Jen-Ming
Fan, Yang-Chun
2006 IEEE TENTH INTERNATIONAL SYMPOSIUM ON CONSUMER ELECTRONICS, PROCEEDINGS, 2006, : 269 - +
[26] Pipelined FFT Architectures: A Review
Singh, Sharad
Kedia, Jyoti
2015 INTERNATIONAL CONFERENCE ON ELECTRICAL, ELECTRONICS, SIGNALS, COMMUNICATION AND OPTIMIZATION (EESCO), 2015,
[27] Design of adaptive MC-CDMA receiver using low power parallel-pipelined FFT architecture
Sivakumar, Senthil M.
Jayadhas, Arockia S.
Arputharaj, T.
Banupriya, M.
2013 PAN AFRICAN INTERNATIONAL CONFERENCE ON INFORMATION SCIENCE, COMPUTING AND TELECOMMUNICATIONS (PACT), 2013, : 44 - +
[28] A Low Area Pipelined FFT Processor for OFDM-Based Systems
Zhang, Qihui
Meng, Nan
2009 5TH INTERNATIONAL CONFERENCE ON WIRELESS COMMUNICATIONS, NETWORKING AND MOBILE COMPUTING, VOLS 1-8, 2009, : 1243 - +
[29] An efficient pipelined FFT architecture
Chang, YN
Parhi, KK
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2003, 50 (06) : 322 - 325
[30] A VLSI DELAY COMMUTATOR FOR FFT IMPLEMENTATION
SWARTZLANDER, EE
YOUNG, WKW
JOSEPH, SJ
IEEE INTERNATIONAL SOLID STATE CIRCUITS CONFERENCE, 1984, 27 : 266 - +

← 1 2 3 4 5 →