Modeling on-chip communication

被引：0
|
作者：
Seceleanu, T [1 ]
Plosila, J [1 ]
机构：
[1] Turku Univ, Dept Informat Technol, Turku, Finland
来源：
INTERNATIONAL SYMPOSIUM ON SYSTEM-ON-CHIP, PROCEEDINGS | 2003年
关键词：
D O I：
10.1109/ISSOC.2003.1267724
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
Utility of formal methods in hardware design became of crucial importance during the last decade. In this study, we apply techniques of the Action Systems framework in the development of a bus-based system. The emphasis is on the extraction of the arbiter unit, from an initial high abstract level description.
引用
收藏
页码：89 / 92
页数：4
相关论文
共 50 条
  • [41] On-chip interconnect modeling by wire duplication
    Zhong, GA
    Koh, CK
    Roy, K
    IEEE/ACM INTERNATIONAL CONFERENCE ON CAD-02, DIGEST OF TECHNICAL PAPERS, 2002, : 341 - 346
  • [42] Modeling of Rectangular On-Chip Spiral Inductors
    Sathyasree, J.
    Vanukuru, Venkata
    Nair, Deleep
    Chakravorty, Anjan
    2016 ASIA-PACIFIC MICROWAVE CONFERENCE (APMC2016), 2016,
  • [43] Modeling magnetic coupling for on-chip interconnect
    Beattie, MW
    Pileggi, LT
    38TH DESIGN AUTOMATION CONFERENCE PROCEEDINGS 2001, 2001, : 335 - 340
  • [44] An efficient inductance modeling for on-chip interconnects
    He, L
    Chang, N
    Lin, S
    Nakagawa, OS
    PROCEEDINGS OF THE IEEE 1999 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 1999, : 457 - 460
  • [45] Analysis and circuit modeling of on-chip transformers
    Klemens, G
    Bhagat, M
    Jessie, D
    Frederick, N
    2004 TOPICAL MEETING ON SILICON MONOLITHIC INTEGRATED CIRCUITS IN RF SYSTEMS, DIGEST OF PAPERS, 2004, : 167 - 170
  • [46] On-chip interconnect modeling by wire duplication
    Zhong, G
    Koh, CK
    Roy, K
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2003, 22 (11) : 1521 - 1532
  • [47] Modeling of On-chip Transformers for RFIC Design
    Zhang, Tongtong
    Fang, Yun
    Wu, Guanglai
    Zeng, Xiaoyang
    Li, Yongjie
    Gao, Hao
    2024 IEEE MTT-S INTERNATIONAL WIRELESS SYMPOSIUM, IWS 2024, 2024,
  • [48] On-chip bus modeling under development
    不详
    ELECTRONIC DESIGN, 1998, 46 (23) : 28 - 28
  • [49] Towards on-chip fault-tolerant communication
    Dumitras, T
    Kerner, S
    Marculescu, R
    ASP-DAC 2003: PROCEEDINGS OF THE ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, 2003, : 225 - 232
  • [50] A theoretical framework for on-chip stochastic communication analysis
    Bogdan, Paul
    Marculescu, Radu
    2006 1ST INTERNATIONAL CONFERENCE ON NANO-NETWORKS AND WORKSHOPS, 2006, : 90 - +
12345