Modeling on-chip communication

被引：0

作者：

Seceleanu, T ^{[1
]}

Plosila, J ^{[1
]}

机构：

[1] Turku Univ, Dept Informat Technol, Turku, Finland

来源：

INTERNATIONAL SYMPOSIUM ON SYSTEM-ON-CHIP, PROCEEDINGS | 2003年

关键词：

D O I：

10.1109/ISSOC.2003.1267724

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

Utility of formal methods in hardware design became of crucial importance during the last decade. In this study, we apply techniques of the Action Systems framework in the development of a bus-based system. The emphasis is on the extraction of the arbiter unit, from an initial high abstract level description.

引用

页码：89 / 92

页数：4

共 50 条

[21] Modeling of on-chip spiral inductors
Hashemi, S
Safarian, Z
Masoumi, N
17th ICM 2005: 2005 International Conference on Microelectronics, Proceedings, 2005, : 75 - 81
[22] Modeling and characterization of on-chip transformers
Mohan, SS
Yue, CP
Hershenson, MD
Wong, SS
Lee, TH
INTERNATIONAL ELECTRON DEVICES MEETING 1998 - TECHNICAL DIGEST, 1998, : 531 - 534
[23] High-level modeling and design of asynchronous arbiters for on-chip communication systems
Rigaud, JB
Quartana, J
Fesquet, L
Renaudin, M
DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, 2002 PROCEEDINGS, 2002, : 1090 - 1090
[24] On-Chip Spiral Inductors and On-Chip Spiral Transistors for Accurate Numerical Modeling
Dhamodaran, M.
Kumar, R. Praveen
Jegadeesan, S.
JOURNAL OF MAGNETICS, 2018, 23 (01) : 50 - 54
[25] Latency Criticality Aware On-Chip Communication
Li, Zheng
Wu, Jie
Shang, Li
Dick, Robert P.
Sun, Yihe
DATE: 2009 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION, VOLS 1-3, 2009, : 1052 - +
[26] An architecture and compiler for scalable on-chip communication
Liang, H
Laffely, A
Srinivasan, S
Tessier, R
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2004, 12 (07) : 711 - 726
[27] Architecture and synthesis for on-chip multicycle communication
Cong, J
Fan, YP
Han, GL
Yang, X
Zhang, ZR
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2004, 23 (04) : 550 - 564
[28] On-Chip Molecular Communication: Analysis and Design
Farsad, Nariman
Eckford, Andrew W.
Hiyama, Satoshi
Moritani, Yuki
IEEE TRANSACTIONS ON NANOBIOSCIENCE, 2012, 11 (03) : 304 - 314
[29] Efficient On-chip Communication for Neuromorphic Systems
Kumar, Shobhit
Das, Shirshendu
Jamadar, Manaal Mukhtar
Kaur, Jaspinder
2021 IEEE SMARTWORLD, UBIQUITOUS INTELLIGENCE & COMPUTING, ADVANCED & TRUSTED COMPUTING, SCALABLE COMPUTING & COMMUNICATIONS, INTERNET OF PEOPLE, AND SMART CITY INNOVATIONS (SMARTWORLD/SCALCOM/UIC/ATC/IOP/SCI 2021), 2021, : 234 - 239
[30] Modelling and refinement of an on-chip communication architecture
Plosila, J
Liljeberg, P
Isoaho, J
FORMAL METHODS AND SOFTWARE ENGINEERING, PROCEEDINGS, 2005, 3785 : 219 - 234

← 1 2 3 4 5 →