Method for System-Level Signal and Power Integrity Modeling of High-Speed Electronic Packages

被引:0
|
作者
Liu, En-Xiao [1 ]
Wei, Xingchang [1 ]
Oo, Zaw Zaw [1 ]
Zhang, Yao-Jiang [1 ]
Zhang, Wenzu [1 ]
Li, Er-Ping [1 ]
机构
[1] A STAR Inst High Performance Comp, Adv Electromagnet & Elect Lab, Singapore 138632, Singapore
关键词
EFFICIENT; SIMULATION; EQUATION; PLANE; VIAS;
D O I
10.1109/EPTC.2009.5416566
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper reported the latest development of the modal decomposition with T-matrix method for accurate and efficient analysis of coupling of multiple vias in finite-sized multilayered parallel-plate structures. A novel boundary modeling method, named the frequency-dependent cylinder layer (FDCL), is proposed to resolve the open problem of boundary modeling associated with modal expansion methods. Moreover, a generalized T matrix model derived by the mode matching technique, is created to characterize the coupling effect for vias penetrating more than one layer in a multilayered structure. Both numerical and experimental verifications are presented to validate the new modeling methods. The above method has been incorporated into the simulation tool developed recently by us.
引用
收藏
页码:96 / 101
页数:6
相关论文
共 50 条
  • [1] Enhancement of signal integrity and power integrity with embedded capacitors in high-speed packages
    Srinivasan, K.
    Muthana, P.
    Mandrekar, R.
    Engin, E.
    Choi, J.
    Swaminathan, M.
    [J]. ISQED 2006: PROCEEDINGS OF THE 7TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, 2006, : 284 - +
  • [2] Application of system-level EM modeling to high-speed digital IC packages and PCB's
    Yook, JG
    Katehi, LPB
    Sakallah, KA
    Martin, RS
    Huang, L
    Schreyer, TA
    [J]. IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES, 1997, 45 (10) : 1847 - 1856
  • [3] Advanced Parallel Algorithm for System-Level EMC Modeling of High-Speed Electronic Package
    Li, Er-Ping
    Wei, X. C.
    Liu, En-Xiao
    Oo, Zaw Zaw
    [J]. 2008 IEEE INTERNATIONAL SYMPOSIUM ON ELECTROMAGNETIC COMPATIBILITY, VOLS 1-3, 2008, : 763 - 767
  • [4] A System-Level Equivalent Circuit Method for the Electrical Performance Modeling of Electronic Packages
    Wei, Xing-Chang
    Li, Er-Ping
    [J]. 2010 11TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY & HIGH DENSITY PACKAGING (ICEPT-HDP), 2010, : 683 - 686
  • [5] Signal integrity optimization of high-speed VLSI packages and interconnects
    Zhang, QJ
    Wang, F
    Nakhla, MS
    Bandler, JW
    Biernacki, RM
    [J]. 48TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE - 1998 PROCEEDINGS, 1998, : 1073 - 1076
  • [6] Signal integrity and EMC in high-speed electronic package integration
    Li, E. P.
    [J]. 2007 ASIA-PACIFIC CONFERENCE ON APPLIED ELECTROMAGNETICS, PROCEEDINGS, 2007, : 7 - 10
  • [7] SUPERCONDUCTORS AS VERY HIGH-SPEED SYSTEM-LEVEL INTERCONNECTS
    KWON, OK
    LANGLEY, BW
    PEASE, RFW
    BEASLEY, MR
    [J]. IEEE ELECTRON DEVICE LETTERS, 1987, 8 (12) : 582 - 585
  • [8] Layout Parameter Optimization Based Power and Signal Integrity Performance Improvement of High-Speed Interfaces of Wirebond Packages
    Mandhana, Om P.
    Zhao, Jin
    [J]. 2013 IEEE 63RD ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2013, : 2107 - 2112
  • [9] Sparsity Constrained Regression For High-Speed Signal Integrity Modeling
    Zhuo, Jiacheng
    He, Jiayi
    Kiguradze, Zurab
    Mutnury, Bhyrav
    Drewniak, James
    [J]. 2019 ELECTRICAL DESIGN OF ADVANCED PACKAGING AND SYSTEMS (EDAPS 2019), 2019,
  • [10] Signal Integrity: Fault Modeling and Testing in High-Speed SoCs
    Mehrdad Nourani
    Amir Attarha
    [J]. Journal of Electronic Testing, 2002, 18 : 539 - 554