共 50 条
- [1] A semi-analytical approach for system-level electrical modeling of electronic packages with large number of vias [J]. IEEE TRANSACTIONS ON ADVANCED PACKAGING, 2008, 31 (02): : 267 - 274
- [2] Method for System-Level Signal and Power Integrity Modeling of High-Speed Electronic Packages [J]. 2009 11TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE (EPTC 2009), 2009, : 96 - 101
- [3] Analysis of system-level electromagnetic interference from electronic packages and boards [J]. Electrical Performance of Electronic Packaging, 2004, : 183 - 186
- [4] System-level modeling and simulation for an electrostatic-feedback microaccelerometer based on equivalent electrical representation [J]. MICROSYSTEM TECHNOLOGIES-MICRO-AND NANOSYSTEMS-INFORMATION STORAGE AND PROCESSING SYSTEMS, 2007, 13 (07): : 613 - 624
- [5] System-level modeling and simulation for an electrostatic-feedback microaccelerometer based on equivalent electrical representation [J]. Microsystem Technologies, 2007, 13 : 613 - 624
- [7] System-level assertions: approach for electronic system-level verification [J]. IET COMPUTERS AND DIGITAL TECHNIQUES, 2015, 9 (03): : 142 - 152
- [8] A Circuit-Centric Approach to Electronic System-Level Diagnostics and Prognostics [J]. 2013 IEEE INTERNATIONAL CONFERENCE ON PROGNOSTICS AND HEALTH MANAGEMENT, 2013,
- [9] System-level modeling and performance analysis of wireless access system [J]. Beijing Gongye Daxue Xuebao / Journal of Beijing University of Technology, 2009, 35 (02): : 270 - 275
- [10] Probabilistic application modeling for system-level performance analysis [J]. DESIGN, AUTOMATION AND TEST IN EUROPE, CONFERENCE AND EXHIBITION 2001, PROCEEDINGS, 2001, : 572 - 579