Hardware Random Number Generator Using Josephson Oscillation and SFQ Logic Circuits

被引:5
|
作者
Onomi, Takeshi [1 ]
Mizugaki, Yoshinao [2 ]
机构
[1] Fukuoka Inst Technol, Fac Engn, Fukuoka 8110295, Japan
[2] Univ Electrocommun, Dept Engn Sci, Chofu, Tokyo 1828585, Japan
关键词
Timing jitter; Oscillators; Generators; Standards; Hardware; Logic gates; Delay lines; Josephson oscillation; random number generation; single flux quantum (SFQ) logic circuits; superconducting integrated circuits;
D O I
10.1109/TASC.2020.2992248
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A hardware random number generator using Josephson oscillation and a few single flux quantum (SFQ) logic gates is presented. The logic circuit of the random number generator consists of one toggle flip flop and one and gate. A prototype random number generator is designed by logic cells based on a 2.5-kA/cm(2) Nb/AlOx/Nb integration process. The fundamental operation at a few hundred megahertz of the random number sampling frequency is confirmed by numerical simulation when a DC/SFQ converter is used for generating trigger signals. An additional delay line using an overdamped Josephson transmission line is used for increasing the timing jitter to get random numbers. The delay line makes it possible for the random number generator to operate over 1 GHz. To confirm the fundamental operation of the circuit, a primitive SFQ random number generator is fabricated using the AIST standard process with 2.5-kA/cm(2) Nb/AlOx/Nb junctions and the standard logic cell library. A random number generation based on a low-speed functional test is successfully confirmed.
引用
收藏
页数:5
相关论文
共 50 条
  • [21] An Efficient Hardware Implementation of Gaussian Random Number Generator
    Kasiviswanathan, N.
    Srivatsan, K.
    2017 INTERNATIONAL CONFERENCE ON NEXTGEN ELECTRONIC TECHNOLOGIES: SILICON TO SOFTWARE (ICNETS2), 2017, : 327 - 331
  • [22] Design and implementation of stochastic neurosystem using SFQ logic circuits.
    Kondo, T
    Kobori, M
    Onomi, T
    Nakajima, K
    IEEE TRANSACTIONS ON APPLIED SUPERCONDUCTIVITY, 2005, 15 (02) : 320 - 323
  • [23] Novel serial-parallel converter using SFQ logic circuits
    Park, H.
    Yamanashi, Y.
    Taketomi, K.
    Yoshikawa, N.
    Fujimaki, A.
    Takagi, N.
    PHYSICA C-SUPERCONDUCTIVITY AND ITS APPLICATIONS, 2008, 468 (15-20): : 1977 - 1982
  • [24] A Hardware Pseudo-Random Number Generator Using Stochastic Computing and Logistic Map
    Liu, Junxiu
    Liang, Zhewei
    Luo, Yuling
    Cao, Lvchen
    Zhang, Shunsheng
    Wang, Yanhu
    Yang, Su
    MICROMACHINES, 2021, 12 (01) : 1 - 12
  • [25] Physical-random number generator using an oscillation frequency stabilized laser diode
    Hirai, Kyohei
    Taoka, Toshihiro
    Sato, Takashi
    Doi, Kohei
    Ohdaira, Yasuo
    Sakamoto, Shuichi
    Ohkawa, Masashi
    PHYSICS AND SIMULATION OF OPTOELECTRONIC DEVICES XXVI, 2018, 10526
  • [26] Design of fast digit-serial adders using SFQ logic circuits
    Park, Heejoung
    Yamanashi, Yuki
    Yoshikawa, Nobuyuki
    Tanaka, Masamitsu
    Fujimaki, Akira
    IEICE ELECTRONICS EXPRESS, 2009, 6 (19): : 1408 - 1413
  • [27] Parallel random number generator for inexpensive configurable hardware cells
    Ackermann, J
    Tangen, U
    Bödekker, B
    Breyer, J
    Stoll, E
    McCaskill, JS
    COMPUTER PHYSICS COMMUNICATIONS, 2001, 140 (03) : 293 - 302
  • [28] HARDWARE IMPLEMENTATION OF A GFSR PSEUDO-RANDOM NUMBER GENERATOR
    AIELLO, GR
    BUDINICH, M
    MILOTTI, E
    COMPUTER PHYSICS COMMUNICATIONS, 1989, 56 (02) : 135 - 139
  • [29] Unpredictable Random Number Generator Based on Hardware Performance Counters
    Suciu, Alin
    Banescu, Sebastian
    Marton, Kinga
    DIGITAL INFORMATION PROCESSING AND COMMUNICATIONS, PT 2, 2011, 189 : 123 - 137
  • [30] An Optimized Hardware Architecture of a Multivariate Gaussian Random Number Generator
    Saiprasert, Chalermpol
    Bouganis, Christos-S.
    Constantinides, George A.
    ACM TRANSACTIONS ON RECONFIGURABLE TECHNOLOGY AND SYSTEMS, 2010, 4 (01)