An Efficient Hardware Implementation of Gaussian Random Number Generator

被引：0

作者：

Kasiviswanathan, N. ^{[1
]}

Srivatsan, K. ^{[1
]}

机构：

[1] VIT Univ, Sch Elect Engn, Madras, Tamil Nadu, India

来源：

2017 INTERNATIONAL CONFERENCE ON NEXTGEN ELECTRONIC TECHNOLOGIES: SILICON TO SOFTWARE (ICNETS2) | 2017年

关键词：

Random numbers; Box Muller (BM) algorithm; Skip-Ahead Linear Feedback Shift Register (SA-LFSR); CORDIC algorithm;

D O I：

暂无

中图分类号：

TP301 [理论、方法];

学科分类号：

081202 ;

摘要：

A pair of 32 bit Gaussian Random Numbers (GRaNs) is generated. Box Muller (BM) transformation is widely used for generation of high quality Gaussian Random Numbers in hardware. The BM transformation is a direct method to convert random numbers into a Gaussian random numbers. For the generation of uniform random number skip-ahead linear feedback shift register (SA-LFSR) is used which is given as input to BM transformation. CORDIC algorithm is used for the hardware design of BM transformation. The SA-LFSR does not suffer from correlations since they skip n number of bits at every sample

引用

页码：327 / 331

页数：5

共 50 条

[1] Hardware Implementation of A Secure Random Number Generator
Li, JinPing
Shan, Jiong
Wang, Lu
Chen, Min
[J]. 2014 21ST IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS (ICECS), 2014, : 17 - 20
[2] Hardware implementation of the Lehmer random number generator
Paplinski, AP
Bhattacharjee, N
[J]. IEE PROCEEDINGS-COMPUTERS AND DIGITAL TECHNIQUES, 1996, 143 (01): : 93 - 95
[3] An Optimized Hardware Architecture of a Multivariate Gaussian Random Number Generator
Saiprasert, Chalermpol
Bouganis, Christos-S.
Constantinides, George A.
[J]. ACM TRANSACTIONS ON RECONFIGURABLE TECHNOLOGY AND SYSTEMS, 2010, 4 (01)
[4] HARDWARE IMPLEMENTATION OF A GFSR PSEUDO-RANDOM NUMBER GENERATOR
AIELLO, GR
BUDINICH, M
MILOTTI, E
[J]. COMPUTER PHYSICS COMMUNICATIONS, 1989, 56 (02) : 135 - 139
[5] An Improved Ziggurat-Based Hardware Gaussian Random Number Generator
Su, Jianing
Han, Jun
[J]. 2016 13TH IEEE INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT), 2016, : 1606 - 1608
[6] Efficient hardware implementation and analysis of true random-number generator based on beta source
Park, Seongmo
Gun Choi, Byoung
Kang, Taewook
Park, Kyunghwan
Kwon, Youngsu
Kim, Jongbum
[J]. ETRI JOURNAL, 2020, 42 (04) : 518 - 526
[7] A hardware random number generator
Tkacik, TE
[J]. CRYPTOGRAPHIC HARDWARE AND EMBEDDED SYSTEMS - CHES 2002, 2002, 2523 : 450 - 453
[8] A Hardware Efficient Random Number Generator for Nonuniform Distributions with Arbitrary Precision
de Schryver, Christian
Schmidt, Daniel
Wehn, Norbert
Korn, Elke
Marxen, Henning
Kostiuk, Anton
Korn, Ralf
[J]. INTERNATIONAL JOURNAL OF RECONFIGURABLE COMPUTING, 2012, 2012
[9] FPGA Implementation of a Wideband Gaussian Random Number Generator with Low Resource Utilization
Sen, Cansu
Yesil, Soner
[J]. 2017 25TH SIGNAL PROCESSING AND COMMUNICATIONS APPLICATIONS CONFERENCE (SIU), 2017,
[10] A 2.92μW hardware random number generator
Holleman, Jeremy
Otis, Brian
Bridges, Seth
Mitros, Ania
Diorio, Chris
[J]. ESSCIRC 2006: PROCEEDINGS OF THE 32ND EUROPEAN SOLID-STATE CIRCUITS CONFERENCE, 2006, : 134 - +

← 1 2 3 4 5 →