共 50 条
- [1] Test-Data Compression with Low Number of Channels and Short Test Time PROCEEDINGS OF THE 2014 IEEE 17TH INTERNATIONAL SYMPOSIUM ON DESIGN AND DIAGNOSTICS OF ELECTRONIC CIRCUITS & SYSTEMS (DDECS), 2014, : 104 - 109
- [2] An efficient test-data compaction for low power VLSI testing 2008 IEEE INTERNATIONAL CONFERENCE ON ELECTRO/INFORMATION TECHNOLOGY, 2008, : 237 - 241
- [5] Test-Data Volume Optimization for Diagnosis 2012 49TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2012, : 567 - 572
- [6] Hybrid test data compression technique for low-power scan test data 2007 INTERNATIONAL SYMPOSIUM ON INFORMATION TECHNOLOGY CONVERGENCE, PROCEEDINGS, 2007, : 152 - 156
- [7] Low Power Multistage Test Data Compression Scheme Tien Tzu Hsueh Pao/Acta Electronica Sinica, 2017, 45 (06): : 1382 - 1388
- [8] LFSR Reseeding-Oriented Low-Power Test-Compression Architecture for Scan Designs Journal of Electronic Testing, 2018, 34 : 685 - 695
- [9] LFSR Reseeding-Oriented Low-Power Test-Compression Architecture for Scan Designs JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2018, 34 (06): : 685 - 695
- [10] Reduction of Test Power and Test Data Volume by Power Aware Compression Scheme 2012 INTERNATIONAL CONFERENCE ON ADVANCES IN COMPUTING AND COMMUNICATIONS (ICACC), 2012, : 158 - 161