Low Power Test-Compression for High Test-Quality and Low Test-Data Volume

被引:3
|
作者
Tenentes, Vasileios [1 ]
Kavousianos, Xrysovalantis [1 ]
机构
[1] Univ Ioannina, Dept Comp Sci, GR-45110 Ioannina, Greece
关键词
Defect Coverage; Test Data Compression; ON-A-CHIP; SCAN;
D O I
10.1109/ATS.2011.75
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Test data decompressors targeting low power scan testing introduce significant amount of correlation in the test data and thus they tend to adversely affect the coverage of unmodeled defects. In addition, low power decompression needs additional control data which increase the overall volume of test data to be encoded and inevitably increase the volume of compressed test data. In this paper we show that both these deficiencies can be efficiently tackled by a novel pseudorandom scheme and a novel encoding method. The proposed scheme can be combined with existing low power decompressors to increase unmodeled defect coverage and almost totally eliminate control data. Extensive experiments using ISCAS and IWLS benchmark circuits show the effectiveness of the proposed method when it is combined with state-of-the-art decompressors.
引用
收藏
页码:46 / 53
页数:8
相关论文
共 50 条
  • [31] Low Power Illinois scan architecture for simultaneous power and test data volume reduction
    Chandra, Anshunian
    Ng, Felix
    Kapur, Rohit
    2008 DESIGN, AUTOMATION AND TEST IN EUROPE, VOLS 1-3, 2008, : 419 - 424
  • [32] On Reducing Test Power and Test Volume by Selective Pattern Compression Schemes
    Lin, Chia-Yi
    Lin, Hsiu-Chuan
    Chen, Hung-Ming
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2010, 18 (08) : 1220 - 1224
  • [34] COMPUTATIONAL ANALYSIS FOR SENSORY TEST-DATA
    YOSHIKAWA, S
    JOURNAL OF THE JAPANESE SOCIETY FOR FOOD SCIENCE AND TECHNOLOGY-NIPPON SHOKUHIN KAGAKU KOGAKU KAISHI, 1985, 32 (07): : 537 - 543
  • [35] Kiss the Scan Goodbye: A Non-Scan Architecture for High Coverage, Low Test Data Volume and Low Test Application Time
    Hsiao, Michael S.
    Banga, Mainak
    2009 ASIAN TEST SYMPOSIUM, PROCEEDINGS, 2009, : 225 - 230
  • [36] New Test Compression Scheme Based on Low Power BIST
    Tyszer, J.
    Filipek, M.
    Mrugalski, G.
    Mukherjee, N.
    Rajski, J.
    2013 18TH IEEE EUROPEAN TEST SYMPOSIUM (ETS 2013), 2013,
  • [37] Low-Power Programmable PRPG With Test Compression Capabilities
    Filipek, Michal
    Mrugalski, Grzegorz
    Mukherjee, Nilanjan
    Nadeau-Dostie, Benoit
    Rajski, Janusz
    Solecki, Jedrzej
    Tyszer, Jerzy
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2015, 23 (06) : 1063 - 1076
  • [38] Low-Power Scan Operation in Test Compression Environment
    Czysz, Dariusz
    Kassab, Mark
    Lin, Xijiang
    Mrugalski, Grzegorz
    Rajski, Janusz
    Tyszer, Jerzy
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2009, 28 (11) : 1742 - 1755
  • [39] Efficient test-data compression for IP cores using multilevel Huffman coding
    Kavousianos, X.
    Kalligeros, E.
    Nikolos, D.
    2006 DESIGN AUTOMATION AND TEST IN EUROPE, VOLS 1-3, PROCEEDINGS, 2006, : 1032 - +
  • [40] A Low-power Enhanced Bitmask-dictionary Scheme for Test Data Compression
    Janfaza, Vahid
    Behnam, Payman
    Forouzandeh, Bahjat
    Alizadeh, Bijan
    2014 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI (ISVLSI), 2014, : 221 - 226