共 50 条
- [31] Low Power Illinois scan architecture for simultaneous power and test data volume reduction 2008 DESIGN, AUTOMATION AND TEST IN EUROPE, VOLS 1-3, 2008, : 419 - 424
- [34] COMPUTATIONAL ANALYSIS FOR SENSORY TEST-DATA JOURNAL OF THE JAPANESE SOCIETY FOR FOOD SCIENCE AND TECHNOLOGY-NIPPON SHOKUHIN KAGAKU KOGAKU KAISHI, 1985, 32 (07): : 537 - 543
- [35] Kiss the Scan Goodbye: A Non-Scan Architecture for High Coverage, Low Test Data Volume and Low Test Application Time 2009 ASIAN TEST SYMPOSIUM, PROCEEDINGS, 2009, : 225 - 230
- [36] New Test Compression Scheme Based on Low Power BIST 2013 18TH IEEE EUROPEAN TEST SYMPOSIUM (ETS 2013), 2013,
- [39] Efficient test-data compression for IP cores using multilevel Huffman coding 2006 DESIGN AUTOMATION AND TEST IN EUROPE, VOLS 1-3, PROCEEDINGS, 2006, : 1032 - +
- [40] A Low-power Enhanced Bitmask-dictionary Scheme for Test Data Compression 2014 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI (ISVLSI), 2014, : 221 - 226