A 58-63.6GHz Quadrature PLL Frequency Synthesizer Using Dual-Injection Technique

被引：0

作者：

Musa, Ahmed ^{[1
]}

Murakami, Rui ^{[1
]}

Sato, Takahiro ^{[1
]}

Chaivipas, Win ^{[1
]}

Okada, Kenichi ^{[1
]}

Matsuzawa, Akira ^{[1
]}

机构：

[1] Tokyo Inst Technol, Dept Phys Elect, Meguro Ku, Tokyo 1528552, Japan

来源：

2011 16TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC) | 2011年

关键词：

D O I：

暂无

中图分类号：

TP [自动化技术、计算机技术];

学科分类号：

0812 ;

摘要：

This paper proposes a 60GHz quadrature PLL frequency synthesizer that has a tuning range capable of covering the whole band specified by the IEEE802.15.3c with exceptional phase noise. The synthesizer is constructed using a 20GHz PLL that is coupled with a frequency tripler to generate the 60GHz signal. Both the 20GHz PLL and the ILO were fabricated using a 65nm CMOS process and measurement results show a phase noise of -96dBc/Hz at 60GHz while consuming 77.5mW from a 1.2V supply.

引用

页数：2

共 48 条

[1] A 60 GHz CMOS PLL Synthesizer using a Wideband Injection-Locked Frequency Divider with Fast Calibration Technique
Shima, Takahiro
Sato, Junji
Mizuno, Koichi
Takinami, Koji
ASIA-PACIFIC MICROWAVE CONFERENCE 2011, 2011, : 1530 - 1533
[2] A 60 GHz PLL Synthesizer with an Injection Locked Frequency Divider using a Fast VCO Frequency Calibration Algorithm
Shima, Takahiro
Miyanaga, Kenji
Takinami, Koji
2012 ASIA-PACIFIC MICROWAVE CONFERENCE (APMC 2012), 2012, : 646 - 648
[3] A Dual-Injection Technique for mm-Wave Injection-Locked Frequency Multipliers
Iotti, Lorenzo
LaCaille, Greg
Niknejad, Ali M.
IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES, 2021, 69 (12) : 5417 - 5428
[4] A 0.38 mm2, 10MHz-6.6 GHz Quadrature Frequency Synthesizer using Fractional-N Injection-Locked Technique
Deng, Wei
Musa, Ahmed
Okada, Kenichi
Matsuzawa, Akira
2012 IEEE ASIAN SOLID STATE CIRCUITS CONFERENCE (A-SSCC), 2012, : 353 - 356
[5] Injection-locked frequency divider using single-injected dual-injection MOSFETs
Jang, Sheng-Lyang
Liu, Wen-Cheng
MICROELECTRONICS JOURNAL, 2015, 46 (12) : 1409 - 1412
[6] A 60-GHz Sub-Sampling Frequency Synthesizer Using Sub-Harmonic Injection-Locked Quadrature Oscillators
Siriburanon, Teerachot
Ueno, Tomohiro
Kimura, Kento
Kondo, Satoshi
Deng, Wei
Okada, Kenichi
Matsuzawa, Akira
2014 IEEE RADIO FREQUENCY INTEGRATED CIRCUITS SYMPOSIUM, 2014, : 105 - 108
[7] Increased success rate with infraclavicular brachial plexus block using a dual-injection technique
Rodríguez, J
Bárcena, M
Lagunilla, J
Alvarez, J
JOURNAL OF CLINICAL ANESTHESIA, 2004, 16 (04) : 251 - 256
[8] Design and Modeling of PLL based 1GHz Frequency Synthesizer using 0.35μm SiGeBiCMOS Process
Channayya, C. H.
Prashanth, C. R.
Ramachandra, A. C.
INTERNATIONAL CONFERENCE ON ADVANCES IN INFORMATION COMMUNICATION TECHNOLOGY & COMPUTING, 2016, 2016,
[9] A 2.4-GHz ring-oscillator-based CMOS frequency synthesizer with a fractional divider dual-PLL architecture
Shu, ZN
Lee, KL
Leung, BH
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2004, 39 (03) : 452 - 462
[10] A 17.4-26.4-GHz Dual-Injection Injection-Locked Frequency Tripler Featuring Low Power Consumption and High Harmonic Rejection
Zeng, Qingfan
Zhang, Jingzhi
Yu, Yiming
Liu, Huihua
Wu, Yunqiu
Zhao, Chenxi
Kang, Kai
2024 IEEE RADIO FREQUENCY INTEGRATED CIRCUITS SYMPOSIUM, RFIC 2024, 2024, : 151 - 154

← 1 2 3 4 5 →