A 0.55 V 7-bit 160 MS/s Interpolated Pipeline ADC Using Dynamic Amplifiers

被引：0
|
作者：
Lin, James [1 ]
Paik, Daehwa [1 ]
Lee, Seungjong [1 ]
Miyahara, Masaya [1 ]
Matsuzawa, Akira [1 ]
机构：
[1] Tokyo Inst Technol, Dept Phys Elect, Meguro Ku, Tokyo 1528552, Japan
来源：
2013 IEEE CUSTOM INTEGRATED CIRCUITS CONFERENCE (CICC) | 2013年
关键词：
FLASH ADC; COMPARATOR;
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
This paper presents a 0.55 V, 7-bit, 160 MS/s pipeline ADC using dynamic amplifiers. In this ADC, dynamic amplifiers with a common-mode detection technique are used as residual amplifiers to increase its robustness against supply voltage lowering. These amplifiers also remove the unnecessary static power consumption achieving clock-scalability in power performance. The 7-bit prototype ADC fabricated in 90 nm CMOS demonstrates an ENOB of 6.0 bits at a conversion rate of 160 MS/s with an input close to the Nyquist frequency. At this conversion rate, it consumes 2.43 mW from a 0.55 V supply. The resulting FoM is 240 fJ/c.-s.
引用
收藏
页数：4
相关论文
共 50 条
  • [31] A 10-bit 300 MS/s pipeline ADC with time-domain MDAC
    Hsin-Shu Chen
    Chien-Jian Tseng
    Yu-Wei Chuang
    Chun-Wei Chang
    Analog Integrated Circuits and Signal Processing, 2021, 108 : 241 - 252
  • [32] A 13-bit 160MS/s Pipelined Subranging-SAR ADC with Low-Offset Dynamic Comparator
    Li, Weitao
    Li, Fule
    Liu, Jia
    Li, Hongyu
    Wang, Zhihua
    2017 IEEE ASIAN SOLID-STATE CIRCUITS CONFERENCE (A-SSCC), 2017, : 225 - 228
  • [33] A 10 bit 200 MS/s pipeline ADC using loading-balanced architecture in 0.18 μm CMOS
    Linfeng Wang
    Qiao Meng
    Hao Zhi
    Fei Li
    Journal of Semiconductors, 2017, 38 (07) : 107 - 114
  • [34] A 10 bit 200 MS/s pipeline ADC using loading-balanced architecture in 0.18 μm CMOS
    Linfeng Wang
    Qiao Meng
    Hao Zhi
    Fei Li
    Journal of Semiconductors, 2017, (07) : 107 - 114
  • [35] A Low Power 12-Bit Pipeline ADC with 40 MS/s using a Modified OP-AMP
    Rad, Reza E.
    Kim, Sung Jin
    Hejazi, Arash
    Rehman, Muhammad Riaz Ur
    Bai, Zeqing
    Ziqi, Ding
    Lee, Kang-Yoon
    2020 INTERNATIONAL CONFERENCE ON ELECTRONICS, INFORMATION, AND COMMUNICATION (ICEIC), 2020,
  • [36] A 6 bit and a 7 bit 80 MS/s SAR ADC for an IR-UWB Receiver
    Digel, Johannes
    Masini, Michelangelo
    Groezing, Markus
    Berroth, Manfred
    Fischer, Gunter
    Olonbayar, Sonom
    Gustat, Hans
    Scheytt, Johann-Christoph
    2011 IEEE INTERNATIONAL CONFERENCE ON MICROWAVES, COMMUNICATIONS, ANTENNAS AND ELECTRONIC SYSTEMS (COMCAS 2011), 2011,
  • [37] A 10-bit ENOB 50-MS/s pipeline ADC in 130-nm CMOS at 1.2 V supply
    Treichler, Juerg
    Huang, Qiuting
    Burger, Thomas
    ESSCIRC 2006: PROCEEDINGS OF THE 32ND EUROPEAN SOLID-STATE CIRCUITS CONFERENCE, 2006, : 552 - +
  • [38] Impact of capacitor dielectric relaxation on a 14-bit 70-MS/s pipeline ADC in 3-V BiCMOS
    Zanchi, A
    Tsay, F
    Papantonopoulos, I
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2003, 38 (12) : 2077 - 2086
  • [39] Compact low-power 7-bit 2.6 GS/s 65 nm CMOS ADC for 60 GHz applications
    Ku, I.
    Xu, Z.
    Kuan, Y. C.
    Wang, Y. H.
    Chang, M. -C. F.
    ELECTRONICS LETTERS, 2011, 47 (16) : 907 - 909
  • [40] A 7 Bit 800MS/s SAR ADC with Background Offset Calibration
    Wu, Chao
    Yuan, Jie
    2016 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2016, : 1038 - 1041
12345