A technology compensated current reference in standard CMOS

被引：1
|
作者：
Eberlein, Matthias [1 ]
机构：
[1] Malaysia Microelect Solut, Cyberjaya 63000, Malaysia
来源：
ASICON 2007: 2007 7TH INTERNATIONAL CONFERENCE ON ASIC, VOLS 1 AND 2, PROCEEDINGS | 2007年
关键词：
D O I：
10.1109/ICASIC.2007.4415682
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
An accurate current reference that compensates also for process variations is presented and realized in a 0.18 mu m technology. This new concept allows tracking of oxide thickness in integrated MOS capacitors. The circuit uses SC-technique and adaptive biasing, together with inherent compensation. It is shown that 2-3% of accuracy over full process and temperature range can be achieved. Results for a different foundry are presented, too. The. resistorless design is simple and suitable for low voltage. Power consumption is only 7.7 mu A.
引用
收藏
页码：522 / 525
页数：4
相关论文
共 50 条
  • [41] A 1.8-V 0.7 ppm/°C high order temperature-compensated CMOS current reference
    Lu, Yang
    Zhang, Bo
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2007, 51 (03) : 175 - 179
  • [42] A 1.8-V 0.7 ppm/°C high order temperature-compensated CMOS current reference
    Yang Lu
    Bo Zhang
    Analog Integrated Circuits and Signal Processing, 2007, 51 : 175 - 179
  • [43] Silicon Photodiodes in Standard CMOS Technology
    Chou, Fang-Ping
    Chen, Guan-Yu
    Wang, Ching-Wen
    Liu, Yu-Chang
    Huang, Wei-Kuo
    Hsin, Yue-Ming
    IEEE JOURNAL OF SELECTED TOPICS IN QUANTUM ELECTRONICS, 2011, 17 (03) : 730 - 740
  • [44] Radiation-Hardening Technique for Voltage Reference Circuit in a Standard 130 nm CMOS Technology
    Piccin, Y.
    Lapuyade, H.
    Deval, Y.
    Morche, C.
    Seyler, J. -Y.
    Goutti, F.
    IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2014, 61 (02) : 967 - 974
  • [45] CMOS current reference without resistance
    Oguey, HJ
    Aebischer, D
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1997, 32 (07) : 1132 - 1135
  • [46] 250nA Quiescent current high PSRR voltage reference in standard CMOS process
    Strik, Sergei
    Strik, Viktor
    2014 PROCEEDINGS OF THE 14TH BIENNIAL BALTIC ELECTRONICS CONFERENCE (BEC 2014), 2014, : 45 - 48
  • [47] NOVEL CMOS REFERENCE CURRENT GENERATOR
    CERID, O
    BALKIR, S
    DUNDAR, G
    INTERNATIONAL JOURNAL OF ELECTRONICS, 1995, 78 (06) : 1113 - 1118
  • [48] A Unified OTP and PUF Exploiting Post-Program Current on Standard CMOS Technology
    Serrano, Ronaldo
    Duran, Ckristian
    Sarmiento, Marco
    Nguyen, Khai-Duy
    Iizuka, Tetsuya
    Hoang, Trong-Thuc
    Pham, Cong-Kha
    2024 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, ISCAS 2024, 2024,
  • [49] Current Assisted Photonic Mixing Demodulator implemented in 0.18μm Standard CMOS Technology
    Hossain, Quazi Delwar
    Dalla Betta, Gian-Franco
    Pancheri, Lucio
    Stoppa, David
    PRIME: PROCEEDINGS OF THE CONFERENCE 2009 PHD RESEARCH IN MICROELECTRONICS AND ELECTRONICS, 2009, : 212 - +
  • [50] Statistical analysis of CMOS current reference
    Giustolisi, G
    Palumbo, G
    Gaibotti, M
    Pisasale, M
    PROCEEDINGS OF THE 2005 EUROPEAN CONFERENCE ON CIRCUIT THEORY AND DESIGN, VOL 3, 2005, : 341 - 344
12345