A combined hardware/software approach for fast kinematic processing

被引:2
|
作者
Krieger, C [1 ]
Hosticka, B
Krupp, T
Hiller, M
Kecskemethy, A
机构
[1] Gerhard Mercator Univ, Dept Elect Engn, Chair Microelect Syst, Duisburg, Germany
[2] Gerhard Mercator Univ, Dept Mech Engn, Chair Mechatron, Duisburg, Germany
[3] Graz Tech Univ, Dept Mech Engn, Chair Mech, A-8010 Graz, Austria
关键词
kinematic computations; coordination rotation in digital computer (CORDIC) processor; processor arrays; multibody systems;
D O I
10.1016/S0141-9331(98)00057-X
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
In this paper we present an integrated approach for very fast kinematic computations in multibody systems with complex structure. The approach relies on using optimized algorithms for generation of symbolic equations for kinematics together with application-specific hardware for their computation. The kinematic equations are optimized by incorporating closed-form solutions wherever possible. For optimized hardware, a computer board has been developed, which includes a single CORDIC processor (COordinate Rotation in DIgital Computer) for the computation of transcendent functions, as well as a DSP processor for implementation of basic arithmetic operations. To compute the kinematic equations a widespread method is to realize equivalent CORDIC processor arrays. Due to the large number of processors required, this method results in very high costs and is less flexible. With the board presented here it is feasible to emulate these CORDIC processor arrays with a single CORDIC processor, resulting in a good compromise between speed and cost and furthermore providing great flexibility for the kinematic computations of different multibody systems. To achieve a high computational speed, the delays resulting from the sequential re-use of the single CORDIC processor, different hardware and software approaches will be described. (C) 1998 Published by Elsevier Science B.V.
引用
收藏
页码:263 / 275
页数:13
相关论文
共 50 条
  • [41] Joint hardware/software design of a fast stream cipher
    Clapp, CSK
    FAST SOFTWARE ENCRYPTION, 1998, 1372 : 75 - 92
  • [42] Optimized hardware and software for fast, full chip simulation
    Cao, Y
    Lu, YW
    Chen, LQ
    Ye, J
    Optical Microlithography XVIII, Pts 1-3, 2005, 5754 : 407 - 414
  • [43] Combined Reliability Test for Software-hardware System
    Huang, Linzhi
    Ai, Jun
    Wang, Jinhui
    2014 IEEE 4TH ANNUAL INTERNATIONAL CONFERENCE ON CYBER TECHNOLOGY IN AUTOMATION, CONTROL, AND INTELLIGENT SYSTEMS (CYBER), 2014, : 658 - 663
  • [44] Combined Hardware-Software System Usage Profile
    Ao, Qi
    Ai, Jun
    Lu, Minyan
    2012 INTERNATIONAL CONFERENCE ON QUALITY, RELIABILITY, RISK, MAINTENANCE, AND SAFETY ENGINEERING (ICQR2MSE), 2012, : 1189 - 1193
  • [45] Software and Hardware Certification Techniques in a Combined Certification Model
    Munoz, Antonio
    Mana, Antonio
    2014 11TH INTERNATIONAL CONFERENCE ON SECURITY AND CRYPTOGRAPHY (SECRYPT), 2014, : 405 - 410
  • [46] Combined software and hardware fault injection vulnerability detection
    Thomas Given-Wilson
    Nisrine Jafri
    Axel Legay
    Innovations in Systems and Software Engineering, 2020, 16 : 101 - 120
  • [47] CLASSIFYING COMBINED HARDWARE SOFTWARE R-MODELS
    ROMEU, JL
    DEY, KA
    PROCEEDINGS ANNUAL RELIABILITY AND MAINTAINABILITY SYMPOSIUM, 1984, (NSYM): : 282 - 288
  • [48] Combined software and hardware fault injection vulnerability detection
    Given-Wilson, Thomas
    Jafri, Nisrine
    Legay, Axel
    INNOVATIONS IN SYSTEMS AND SOFTWARE ENGINEERING, 2020, 16 (02) : 101 - 120
  • [49] DISTRIBUTED PROCESSING GROWS AS ITS HARDWARE AND SOFTWARE DEVELOP
    SCRUPSKI, SE
    ELECTRONICS, 1976, 49 (11): : 91 - 97
  • [50] Hardware failure virtualization via software encoded processing
    Wappler, Ute
    Fetzer, Christof
    2007 5TH IEEE INTERNATIONAL CONFERENCE ON INDUSTRIAL INFORMATICS, VOLS 1-3, 2007, : 977 - 982