A combined hardware/software approach for fast kinematic processing

被引:2
|
作者
Krieger, C [1 ]
Hosticka, B
Krupp, T
Hiller, M
Kecskemethy, A
机构
[1] Gerhard Mercator Univ, Dept Elect Engn, Chair Microelect Syst, Duisburg, Germany
[2] Gerhard Mercator Univ, Dept Mech Engn, Chair Mechatron, Duisburg, Germany
[3] Graz Tech Univ, Dept Mech Engn, Chair Mech, A-8010 Graz, Austria
关键词
kinematic computations; coordination rotation in digital computer (CORDIC) processor; processor arrays; multibody systems;
D O I
10.1016/S0141-9331(98)00057-X
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
In this paper we present an integrated approach for very fast kinematic computations in multibody systems with complex structure. The approach relies on using optimized algorithms for generation of symbolic equations for kinematics together with application-specific hardware for their computation. The kinematic equations are optimized by incorporating closed-form solutions wherever possible. For optimized hardware, a computer board has been developed, which includes a single CORDIC processor (COordinate Rotation in DIgital Computer) for the computation of transcendent functions, as well as a DSP processor for implementation of basic arithmetic operations. To compute the kinematic equations a widespread method is to realize equivalent CORDIC processor arrays. Due to the large number of processors required, this method results in very high costs and is less flexible. With the board presented here it is feasible to emulate these CORDIC processor arrays with a single CORDIC processor, resulting in a good compromise between speed and cost and furthermore providing great flexibility for the kinematic computations of different multibody systems. To achieve a high computational speed, the delays resulting from the sequential re-use of the single CORDIC processor, different hardware and software approaches will be described. (C) 1998 Published by Elsevier Science B.V.
引用
收藏
页码:263 / 275
页数:13
相关论文
共 50 条
  • [21] PARALLEL PROCESSING HELPED BY HARDWARE, HINDERED BY SOFTWARE
    不详
    INFOSYSTEMS, 1986, 33 (11): : 18 - 18
  • [22] SOFTWARE AND HARDWARE IN DATA-PROCESSING BUDGETS
    GURBAXANI, V
    MENDELSON, H
    IEEE TRANSACTIONS ON SOFTWARE ENGINEERING, 1987, 13 (09) : 1010 - 1017
  • [23] HARDWARE OR SOFTWARE FOR MEASUREMENT DATA-PROCESSING
    LANG, H
    ELEKTROTECHNISCHE ZEITSCHRIFT B-AUSGABE, 1977, 29 (03): : 94 - 95
  • [24] HARDWARE AND SOFTWARE FOR DIGITAL SIGNAL-PROCESSING
    MITRA, SK
    MONDAL, K
    PROCEEDINGS OF THE IEEE, 1987, 75 (09) : 1139 - 1140
  • [25] A hardware and software environment for parallel processing with PCs
    White, David N. J.
    Computers and Chemistry, 1996, 20 (03): : 381 - 384
  • [26] Hardware/software codesign for embedded signal processing
    Hwang, YT
    Hwang, JS
    Wang, YH
    40TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1 AND 2, 1998, : 1013 - 1016
  • [27] Optimizing the hardware/software balance in network processing
    Sreekanth, J
    ELECTRONIC PRODUCTS MAGAZINE, 1999, 42 (05): : 55 - 57
  • [28] A hardware and software environment for parallel processing with PCs
    White, DNJ
    COMPUTERS & CHEMISTRY, 1996, 20 (03): : 381 - 384
  • [29] An algebraic approach to hardware/software partitioning
    Qin, SC
    He, JF
    ICECS 2000: 7TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS & SYSTEMS, VOLS I AND II, 2000, : 273 - 276
  • [30] Hardware and Software Readiness A Systems Approach
    Olivieri, Jack
    2012 IEEE INTERNATIONAL SYSTEMS CONFERENCE (SYSCON), 2012, : 496 - 501