Low Latency GF(2m) Polynomial Basis Multiplier

被引:12
|
作者
Luis Imana, Jose [1 ]
机构
[1] Univ Complutense, Dept Comp Architecture & Syst Engn, Fac Phys, E-28040 Madrid, Spain
关键词
Finite fields; implementation; multiplication; polynomial basis; VLSI; PARALLEL SYSTOLIC MULTIPLIER; FINITE-FIELD MULTIPLIERS; IRREDUCIBLE TRINOMIALS; ARCHITECTURES;
D O I
10.1109/TCSI.2010.2089553
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Finite field GF(2(m)) arithmetic is becoming increasingly important for a variety of different applications including cryptography, coding theory and computer algebra. Among finite field arithmetic operations, GF(2(m)) multiplication is of special interest because it is considered the most important building block. This contribution describes a new low latency parallel-in/ parallel-out sequential polynomial basis multiplier over GF(2(m)). For irreducible GF(2(m)) generating polynomials f(x) = x(m) + x(kt) + x(kt-1) + ... + x(k1) +1 with m >= 2k(t) - 1, the proposed multiplier has a theoretical latency of 2k(t) + 1 cycles. This latency is the lowest one found in the literature for GF(2(m)) multipliers. Furthermore, the condition m >= 2k(t) - 1 is specially important because the five binary irreducible polynomials recommended by NIST for elliptic curve cryptography ( ECC) implementation verify this condition.
引用
收藏
页码:935 / 946
页数:12
相关论文
共 50 条
  • [1] Design and Implementation of a Polynomial Basis Multiplier Architecture Over GF(2m)
    Ho, Huong
    JOURNAL OF SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2014, 75 (03): : 203 - 208
  • [2] Concurrent error detection in a polynomial basis multiplier over GF(2m)
    Lee, CY
    Chiou, CW
    Lin, JM
    JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2006, 22 (02): : 143 - 150
  • [3] Design and Implementation of a Sequential Polynomial Basis Multiplier over GF(2m)
    Mathe, Sudha Ellison
    Boppana, Lakshmi
    KSII TRANSACTIONS ON INTERNET AND INFORMATION SYSTEMS, 2017, 11 (05): : 2680 - 2700
  • [4] Design and Implementation of a Polynomial Basis Multiplier Architecture Over GF(2m)
    Huong Ho
    Journal of Signal Processing Systems, 2014, 75 : 203 - 208
  • [5] Concurrent Error Detection in a Polynomial Basis Multiplier over GF(2m)
    Chiou-Yng Lee
    Che Wun Chiou
    Jim-Min Lin
    Journal of Electronic Testing, 2006, 22 : 143 - 150
  • [6] Area-efficient low-latency polynomial basis finite field GF(2m) systolic multiplier for a class of trinomials
    Pillutla, Siva Ramakrishna
    Boppana, Lakshmi
    MICROELECTRONICS JOURNAL, 2020, 97
  • [7] A systolic bit-parallel multiplier with flexible latency and complexity over GF(2m) using polynomial basis
    Zhang, Jingxian
    Song, Zheng
    Hu, Qingsheng
    ADVANCED MATERIALS AND ENGINEERING MATERIALS, PTS 1 AND 2, 2012, 457-458 : 848 - 855
  • [8] Multiplexer implementation of low-complexity polynomial basis multiplier in GF(2m) using all one polynomial
    Chiou, Che Wun
    Lee, Chiou-Yng
    Yeh, Yun-Chi
    INFORMATION PROCESSING LETTERS, 2011, 111 (21-22) : 1044 - 1047
  • [9] A low latency semi-systolic multiplier over GF(2m)
    Kim, Kee-Won
    Kim, Seung-Hoon
    IEICE ELECTRONICS EXPRESS, 2013, 10 (13):
  • [10] A Novel Polynomial Basis Multiplier for Arbitrary Elliptic Curves over GF (2m)
    Mosin, Abdul
    Ravindra, J. V. R.
    2014 INTERNATIONAL CONFERENCE FOR CONVERGENCE OF TECHNOLOGY (I2CT), 2014,