Survey of low power techniques for VLSI design

被引：2
|
作者：
deAngel, E
Swartzlander, EE
机构：
来源：
EIGHTH ANNUAL IEEE INTERNATIONAL CONFERENCE ON INNOVATIVE SYSTEMS IN SILICON, 1996 PROCEEDINGS | 1996年
关键词：
D O I：
10.1109/ICISS.1996.552423
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
This paper presents a survey of low power techniques for digital circuits. The techniques presented in this paper have been implemented in modified-Booth multipliers. The multipliers have been designed in 0.6 mu m technology and simulated in PowerMill.
引用
收藏
页码：159 / 169
页数：11
相关论文
共 50 条
  • [41] A Survey of Non-conventional Techniques for Low-voltage Low-power Analog Circuit Design
    Khateb, Fabian
    Dabbous, Salma Bay Abo
    Vlassis, Spyridon
    RADIOENGINEERING, 2013, 22 (02) : 415 - 427
  • [42] A Design Approach of Low Power VLSI for Downsampler Using Multirate Technique
    Rewatkar, Rajendra M.
    Badjate, Sanjay L.
    2013 INTERNATIONAL CONFERENCE ON COMMUNICATION SYSTEMS AND NETWORK TECHNOLOGIES (CSNT 2013), 2013, : 727 - 731
  • [43] VLSI design and implementation of a low power microcontroller using asynchronous logic
    Yu, Ying
    Zhou, Lei
    Min, Hao
    Pan Tao Ti Hsueh Pao/Chinese Journal of Semiconductors, 2001, 22 (10): : 1346 - 1351
  • [44] Low power VLSI architecture design of BMC, BPSC and PC schemes
    Rajakumar, G.
    Roobert, A. Andrew
    Samuel, T. S. Arun
    Rani, D. Gracia Nirmala
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2017, 93 (01) : 169 - 178
  • [45] Low power VLSI architecture design of BMC, BPSC and PC schemes
    G. Rajakumar
    A. Andrew Roobert
    T. S. Arun Samuel
    D. Gracia Nirmala Rani
    Analog Integrated Circuits and Signal Processing, 2017, 93 : 169 - 178
  • [46] Energy Optimization for RC and RLC Interconnect Design in Low Power VLSI
    Bhardwaj H.
    Jain S.
    Sohal H.
    Micro Nanosystems, 1 (26-35): : 26 - 35
  • [47] Design of Low Power and High Speed VLSI Domino Logic Circuit
    Praveen, J.
    Aishwarya, Aishwarya
    Naik, Jagadish Venkatraman
    Kshithija
    Biradar, Mahesh
    PROCEEDINGS OF THE 2018 4TH INTERNATIONAL CONFERENCE ON APPLIED AND THEORETICAL COMPUTING AND COMMUNICATION TECHNOLOGY (ICATCCT - 2018), 2018, : 125 - 130
  • [48] Low-power, high-speed CMOS VLSI design
    Kuroda, T
    ICCD'2002: IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN: VLSI IN COMPUTERS AND PROCESSORS, PROCEEDINGS, 2002, : 310 - 315
  • [49] A Novel Design of Low Power FINFET Adiabatic Circuits for VLSI Applications
    Madhuri
    Sunila, D.
    Venkatesh, G.
    Babu, M. Rajan
    2017 INTERNATIONAL CONFERENCE OF ELECTRONICS, COMMUNICATION AND AEROSPACE TECHNOLOGY (ICECA), VOL 2, 2017, : 440 - 443
  • [50] Design for Low Power Testing of Computation Modules with Contiguous Subspace in VLSI
    Xiao, Ji-Xue
    Xie, Yong-Le
    Chen, Guang-Ju
    IEEE CIRCUITS AND SYSTEMS INTERNATIONAL CONFERENCE ON TESTING AND DIAGNOSIS, 2009, : 66 - +
12345