Survey of low power techniques for VLSI design

被引：2
|
作者：
deAngel, E
Swartzlander, EE
机构：
来源：
EIGHTH ANNUAL IEEE INTERNATIONAL CONFERENCE ON INNOVATIVE SYSTEMS IN SILICON, 1996 PROCEEDINGS | 1996年
关键词：
D O I：
10.1109/ICISS.1996.552423
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
This paper presents a survey of low power techniques for digital circuits. The techniques presented in this paper have been implemented in modified-Booth multipliers. The multipliers have been designed in 0.6 mu m technology and simulated in PowerMill.
引用
收藏
页码：159 / 169
页数：11
相关论文
共 50 条
  • [21] A low power VLSI design paradigm for iterative decoders
    Elassal, M
    Baker, A
    Bayoumi, M
    2005 IEEE WORKSHOP ON SIGNAL PROCESSING SYSTEMS - DESIGN AND IMPLEMENTATION (SIPS), 2005, : 272 - 277
  • [22] Power Efficient Design of Adiabatic Approach for Low Power VLSI Circuits
    Parveen, A.
    Selvi, T. Tamil
    2019 5TH INTERNATIONAL CONFERENCE ON ELECTRICAL ENERGY SYSTEMS (ICEES 2019), 2019,
  • [23] A REVIEW REPORT ON LOW POWER VLSI SYSTEMS ANALYSIS AND MODELING TECHNIQUES
    Klavakolanu, S. R. Sastry
    Raju, M. Kama
    Noorbasha, Fazal
    Kanth, B. Raghu
    2015 INTERNATIONAL CONFERENCE ON SIGNAL PROCESSING AND COMMUNICATION ENGINEERING SYSTEMS (SPACES), 2015, : 142 - 146
  • [24] A survey of techniques for VLSI IP protection
    Liang, Wei
    Zhang, Dafang
    You, Zhiqiang
    Li, Wenwei
    Hosam, Osama
    Information Technology Journal, 2013, 12 (12) : 2324 - 2332
  • [25] A Novel architecture for nanometer scale low power VLSI design
    Barua, Parag
    2012 15TH INTERNATIONAL CONFERENCE ON COMPUTER AND INFORMATION TECHNOLOGY (ICCIT), 2012, : 490 - 494
  • [26] Low-power design techniques
    Roy, K
    INTEGRATION-THE VLSI JOURNAL, 2006, 39 (02) : 63 - 63
  • [27] Low Power VLSI Circuit Design with Efficient HDL Coding
    Pandey, Bishwajeet
    Pattanaik, Manisha
    2013 INTERNATIONAL CONFERENCE ON COMMUNICATION SYSTEMS AND NETWORK TECHNOLOGIES (CSNT 2013), 2013, : 698 - 700
  • [28] An adiabatic 4:2 compressor design for low power VLSI
    Ng, KW
    Lau, KT
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 1999, 9 (5-6) : 339 - 346
  • [29] Tunable delay element for low power VLSI circuit design
    Yang, Jung-Lin
    Chao, Chih-Wei
    Lin, Sung-Min
    TENCON 2006 - 2006 IEEE REGION 10 CONFERENCE, VOLS 1-4, 2006, : 1881 - +
  • [30] Design of Low Power VLSI Architecture of Line Coding Schemes
    Rajakumar, G.
    Roobert, A. Andrew
    WIRELESS PERSONAL COMMUNICATIONS, 2018, 99 (04) : 1455 - 1473
12345