Read disturb-aware write scheduling and data reallocation in SSDs

被引:2
|
作者
Huang, Bowen [1 ]
Liao, Jianwei [1 ,2 ]
Li, Jun [1 ]
Chen, Yang [1 ]
Cai, Zhigang [1 ]
Shi, Yuanquan [2 ]
机构
[1] Southwest Univ, Coll Comp & Informat Sci, Chongqing 400715, Peoples R China
[2] Huaihua Univ, Sch Comp Sci & Engn, Huaihua 400800, Hunan, Peoples R China
来源
IEICE ELECTRONICS EXPRESS | 2020年 / 17卷 / 08期
关键词
NAND flash memory; read disturb; write scheduling; data reallocation; read errors; ERROR RATE; MLC; INTERFERENCE;
D O I
10.1587/elex.17.20200015
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Read disturb is a circuit-level noise in SSDs, which may corrupt existing data in SSD blocks, and then results in high read error rate and longer read latency. This paper proposes schemes of write scheduling and data reallocation, by taking account of read disturb. We first construct a model to estimate the block read error rate caused by read disturb, by referring the factors of block's P/E cycle and the accumulated read count to the block. Then, the data being intensively read are flushed to the block having a small read error rate. Moreover, we introduce a data reallocation mechanism, which is completed by read reclaim, for balancing read accesses in all blocks. Thus, the total read errors introduced by read disturb can be cut down. Through a series of emulation tests based on several realistic disk traces, we demonstrate that the proposed mechanism can yield attractive performance improvements on the metrics of read latency and read error rate.
引用
收藏
页数:6
相关论文
共 50 条
  • [21] New write/erase operation technology for flash EEPROM cells to improve the read disturb characteristics
    Endoh, T
    Iizuka, H
    Shirota, R
    Masuoka, F
    [J]. IEICE TRANSACTIONS ON ELECTRONICS, 1997, E80C (10) : 1317 - 1323
  • [22] Error source and latency-aware read performance optimization scheme for aged SSDs
    Nie, Shiqiang
    Zhang, Chi
    Zhang, Chen
    Zheng, Xuda
    Wu, Weiguo
    [J]. IEICE ELECTRONICS EXPRESS, 2021, 18 (08):
  • [23] ReAD: Reliability aware data
    Sriraman, Harini
    Ravikumar, Aswathy
    Pattabiraman, V.
    [J]. MATERIALS TODAY-PROCEEDINGS, 2022, 62 : 4844 - 4852
  • [24] Improvement of Read Disturb, Program Disturb and Data Retention by Memory Cell VTH Optimization of Ferroelectric (Fe)-NAND Flash Memories for Highly Reliable and Low Power Enterprise Solid-State Drives (SSDs)
    Hatanaka, Teruyoshi
    Takahashi, Mitsue
    Sakai, Shigeki
    Takeuchi, Ken
    [J]. IEICE TRANSACTIONS ON ELECTRONICS, 2011, E94C (04): : 539 - 547
  • [25] The read-write Linked Data Web
    Berners-Lee, Tim
    O'Hara, Kieron
    [J]. PHILOSOPHICAL TRANSACTIONS OF THE ROYAL SOCIETY A-MATHEMATICAL PHYSICAL AND ENGINEERING SCIENCES, 2013, 371 (1987):
  • [26] PACA: A Page Type Aware Read Cache Scheme in QLC Flash-based SSDs
    Chen, Qihui
    Wang, Shuai
    Zhou, You
    Wu, Fei
    Li, Shu
    Wang, Zhengyong
    Xie, Changsheng
    [J]. 2022 IEEE 40TH INTERNATIONAL CONFERENCE ON COMPUTER DESIGN (ICCD 2022), 2022, : 59 - 66
  • [27] A fully persistent and consistent read/write cache using flash-based general SSDs for desktop workloads
    Baek, Sung Hoon
    Park, Ki-Woong
    [J]. INFORMATION SYSTEMS, 2016, 58 : 24 - 42
  • [28] Minato: A Read-Disturb-Aware Dynamic Buffer Management Scheme for NAND Flash Memory
    Pang, Shujie
    Deng, Yuhui
    Zhang, Genxiong
    Huang, Jiande
    Wu, Zhaorui
    [J]. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2024, 43 (07) : 1930 - 1943
  • [29] A 0.33 V 2.5 μW cross-point data-aware write structure, read-half-select disturb-free sub-threshold SRAM in 130 nm CMOS
    Jin, Wei
    He, Weifeng
    Jiang, Jianfei
    Huang, Haichao
    Zhao, Xuejun
    Sun, Yanan
    Chen, Xin
    Jing, Naifeng
    [J]. INTEGRATION-THE VLSI JOURNAL, 2017, 58 : 27 - 34
  • [30] A 32 nm Read Disturb-free 11T SRAM Cell with Improved Write Ability
    Mansore, S. R.
    Gamad, R. S.
    Mishra, D. K.
    [J]. JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2020, 29 (05)