Subquadratic Complexity Gaussian Normal Basis Multiplier over GF(2m) Using Addition of HMVP and TMVP

被引:0
|
作者
Yang, Chun-Sheng [1 ]
Pan, Jeng-Shyang [1 ,2 ,3 ]
Lee, Chiou-Yng [4 ]
机构
[1] Harbin Inst Technol, Shenzhen Grad Sch, Innovat Informat Ind Res Ctr, Harbin, Heilongjiang, Peoples R China
[2] Fujian Univ Technol, Fujian Prov Key Lab Big Data Min & Applicat, Fuzhou, Fujian, Peoples R China
[3] Chaoyang Univ Technol, Dept Informat Management, Taichung, Taiwan
[4] Lunghwa Univ Sci & Technol, Dept Comp Informat & Network Engn, Taoyuan, Taiwan
来源
JOURNAL OF INTERNET TECHNOLOGY | 2017年 / 18卷 / 07期
关键词
Subquadratic; GNB; HMVP; TMVP; NORMAL BASES;
D O I
10.6138/JIT.2017.18.7.20161113
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
Efficient and high-performance ECC system plays an important role in network security. We propose a subquadratic complexity digit-serial multiplier based on Gaussian normal basis (GNB) employing Palindromic polynomial decomposition. Using Palindromic polynomial representation, GNB multiplication is expressed as the sum of a Hankel matrix-vector product (HMVP) and a Toeplitz matrix-vector product (TMVP). We present the novel addition of HMVP and TMVP scheme with subquadratic complexities applying two-way TMVP approach. Combining with Palindromic polynomial decomposition and partial product, GNB multiplication is implemented by a digit-serial architecture. According to the theoretical analysis, the proposed digit-serial multiplier has a lower complexities and a better trade-off between time and area.
引用
收藏
页码:1597 / 1603
页数:7
相关论文
共 50 条
  • [21] Low-complexity bit-parallel multiplier over GF(2m) using dual basis representation
    Lee, Chiou-Yng
    Horng, Jenn-Shyong
    Jou, I-Chang
    JOURNAL OF COMPUTER SCIENCE AND TECHNOLOGY, 2006, 21 (06) : 887 - 892
  • [23] Design and Implementation of a Polynomial Basis Multiplier Architecture Over GF(2m)
    Ho, Huong
    JOURNAL OF SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2014, 75 (03): : 203 - 208
  • [24] Concurrent error detection in a polynomial basis multiplier over GF(2m)
    Lee, CY
    Chiou, CW
    Lin, JM
    JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2006, 22 (02): : 143 - 150
  • [25] Design and Implementation of a Polynomial Basis Multiplier Architecture Over GF(2m)
    Huong Ho
    Journal of Signal Processing Systems, 2014, 75 : 203 - 208
  • [26] Efficient Subquadratic Parallel Multiplier Based on Modified SPB of GF(2m)
    Pan, Jeng-Shyang
    Meher, Pramod Kumar
    Lee, Chiou-Yng
    Bai, Hong-Hai
    2015 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2015, : 1430 - 1433
  • [27] Design and Implementation of a Sequential Polynomial Basis Multiplier over GF(2m)
    Mathe, Sudha Ellison
    Boppana, Lakshmi
    KSII TRANSACTIONS ON INTERNET AND INFORMATION SYSTEMS, 2017, 11 (05): : 2680 - 2700
  • [28] Concurrent Error Detection in a Polynomial Basis Multiplier over GF(2m)
    Chiou-Yng Lee
    Che Wun Chiou
    Jim-Min Lin
    Journal of Electronic Testing, 2006, 22 : 143 - 150
  • [29] Low-complexity dual basis digit serial GF(2m) multiplier
    Department of Electrical Engineering, National Taiwan University of Science and Technology, 106 Taipei, Taiwan
    不详
    不详
    ICIC Express Lett., 2009, 4 (1113-1118):
  • [30] Low-complexity multiplexer-based normal basis multiplier over GF(2 m )
    Horng, Jenn-Shyong
    Jou, I-Chang
    Lee, Chiou-Yng
    JOURNAL OF ZHEJIANG UNIVERSITY-SCIENCE A, 2009, 10 (06): : 834 - 842