Towards a firmware TPM on RISC-V

被引:0
|
作者
Boubakri, Marouene [1 ,2 ]
Chiatante, Fausto [1 ]
Zouari, Belhassen [2 ]
机构
[1] NXP, Syst Engn, Sophia Antipolis, France
[2] Univ Carthage, SupCom, Mediatron Lab, Tunis, Tunisia
关键词
RISC-V; Security; fTPM; Trusted Platform Module; Edge Processing; Edge Security; Processor; IoT Security; Automotive Security;
D O I
暂无
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
To develop the next generation of Internet of Things, Edge devices and systems which leverage progress in enabling technologies such as 5G, distributed computing and artificial intelligence (AI), several requirements need to be developed and put in place to make the devices smarter. A major requirement for all the above applications is the long-term security and trust computing infrastructure. Trusted Computing requires the introduction inside of the platform of a Trusted Platform Module (TPM). Traditionally, a TPM was a discrete and dedicated module plugged into the platform to give TPM capabilities. Recently, processors manufacturers started integrating trusted computing features into their processors. A significant drawback of this approach is the need for a permanent modification of the processor microarchitecture. In this context, we suggest an analysis and a design of a software-only TPM for RISC-V processors based on seL4 microkernel and OP-TEE.
引用
收藏
页码:647 / 650
页数:4
相关论文
共 50 条
  • [41] PicoRio: An Open-Source, RISC-V Small-Board Computer to Elevate the RISC-V Software Ecosystem
    Zhangxi Tan
    Lin Zhang
    David Patterson
    Yi Li
    Tsinghua Science and Technology, 2021, 26 (03) : 384 - 386
  • [42] PicoRio: An Open-Source, RISC-V Small-Board Computer to Elevate the RISC-V Software Ecosystem
    Tan, Zhangxi
    Zhang, Lin
    Patterson, David
    Li, Yi
    TSINGHUA SCIENCE AND TECHNOLOGY, 2021, 26 (03) : 384 - 386
  • [43] HeapSafe: Securing Unprotected Heaps in RISC-V
    De, Asmit
    Ghosh, Swaroop
    2022 35TH INTERNATIONAL CONFERENCE ON VLSI DESIGN (VLSID 2022) HELD CONCURRENTLY WITH 2022 21ST INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS (ES 2022), 2022, : 120 - 125
  • [44] Al Acceleration with RISC-V for Edge Computing
    Yang, Chia-Hsiang
    2020 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION AND TEST (VLSI-DAT), 2020,
  • [45] Securing a RISC-V architecture: A dynamic approach
    Pillement, S.
    Real, M. Mendez
    Pottier, J.
    Nieddu, T.
    Le Gal, B.
    Faucou, S.
    Bechennec, J. L.
    Briday, M.
    Girbal, S.
    Le Rhun, J.
    Gilles, O.
    Perez, D. Gracia
    Sintzoff, A.
    Coulon, J. R.
    2023 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION, DATE, 2023,
  • [46] Digital Signal Processing Accelerator for RISC-V
    Calicchia, L.
    Ciotoli, V.
    Cardarilli, G. C.
    Di Nunzio, L.
    Fazzolari, R.
    Nannarelli, A.
    Re, M.
    2019 26TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS (ICECS), 2019, : 703 - 706
  • [47] Exploring RISC-V Based DNN Accelerators
    Liu, Qiankun
    Amiri, Sam
    Ost, Luciano
    2024 IEEE INTERNATIONAL CONFERENCE ON OMNI-LAYER INTELLIGENT SYSTEMS, COINS 2024, 2024, : 30 - 34
  • [48] The Rise of RISC-V from Edge to Cloud
    Su, Charlie Hong-Men
    2020 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION AND TEST (VLSI-DAT), 2020,
  • [49] Basic Math Library Implementation for RISC-V
    Li F.
    Guo S.-Z.
    Hao J.-W.
    Hou M.
    Song G.-H.
    Xu J.-C.
    Tien Tzu Hsueh Pao/Acta Electronica Sinica, 2024, 52 (05): : 1633 - 1647
  • [50] Survey on RISC-V System Architecture Research
    Liu C.
    Wu Y.-J.
    Wu J.-Z.
    Zhao C.
    Ruan Jian Xue Bao/Journal of Software, 2021, 32 (12): : 3992 - 4024