Towards a firmware TPM on RISC-V

被引:0
|
作者
Boubakri, Marouene [1 ,2 ]
Chiatante, Fausto [1 ]
Zouari, Belhassen [2 ]
机构
[1] NXP, Syst Engn, Sophia Antipolis, France
[2] Univ Carthage, SupCom, Mediatron Lab, Tunis, Tunisia
关键词
RISC-V; Security; fTPM; Trusted Platform Module; Edge Processing; Edge Security; Processor; IoT Security; Automotive Security;
D O I
暂无
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
To develop the next generation of Internet of Things, Edge devices and systems which leverage progress in enabling technologies such as 5G, distributed computing and artificial intelligence (AI), several requirements need to be developed and put in place to make the devices smarter. A major requirement for all the above applications is the long-term security and trust computing infrastructure. Trusted Computing requires the introduction inside of the platform of a Trusted Platform Module (TPM). Traditionally, a TPM was a discrete and dedicated module plugged into the platform to give TPM capabilities. Recently, processors manufacturers started integrating trusted computing features into their processors. A significant drawback of this approach is the need for a permanent modification of the processor microarchitecture. In this context, we suggest an analysis and a design of a software-only TPM for RISC-V processors based on seL4 microkernel and OP-TEE.
引用
下载
收藏
页码:647 / 650
页数:4
相关论文
共 50 条
  • [21] Towards SAT-Based SBST Generation for RISC-V Cores
    Faller, Tobias
    Scholl, Philipp
    Paxian, Tobias
    Becker, Bernd
    2021 IEEE 22ND LATIN AMERICAN TEST SYMPOSIUM (LATS2021), 2021,
  • [22] Rapid RISC: Fast Customization of RISC-V Processors
    Donofrio, David D.
    Leidel, John D.
    OPEN ARCHITECTURE/OPEN BUSINESS MODEL NET-CENTRIC SYSTEMS AND DEFENSE TRANSFORMATION 2022, 2022, 12119
  • [23] RISC-V Dives Into AI > Demand for machine learning means RISC-V chips will be everywhere
    Moore, Samuel K.
    IEEE SPECTRUM, 2022, 59 (04) : 5 - 7
  • [24] RISC-V2: A Scalable RISC-V Vector Processor
    Patsidis, Kariofyllis
    Nicopoulos, Chrysostomos
    Sirakoulis, Georgios Ch
    Dimitrakopoulos, Giorgos
    2020 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2020,
  • [25] Information Flow Tracking in RISC-V
    Shirley, Geraldine
    Saqib, Fareena
    2019 IEEE 16TH INTERNATIONAL CONFERENCE ON SMART CITIES: IMPROVING QUALITY OF LIFE USING ICT, IOT AND AI (IEEE HONET-ICT 2019), 2019, : 199 - 200
  • [26] RISC-V RANDOM TEST GENERATOR
    Dai Duong Tran
    Thi Giang Truong
    Truong Giang Do
    The Duc Do
    2021 15TH INTERNATIONAL CONFERENCE ON ADVANCED COMPUTING AND APPLICATIONS (ACOMP 2021), 2021, : 150 - 155
  • [27] A Framework for Fault Tolerance in RISC-V
    Doerflinger, Alexander
    Kleinbeck, Benedikt
    Albers, Mark
    Michalik, Harald
    Moya, Martin
    2022 IEEE INTL CONF ON DEPENDABLE, AUTONOMIC AND SECURE COMPUTING, INTL CONF ON PERVASIVE INTELLIGENCE AND COMPUTING, INTL CONF ON CLOUD AND BIG DATA COMPUTING, INTL CONF ON CYBER SCIENCE AND TECHNOLOGY CONGRESS (DASC/PICOM/CBDCOM/CYBERSCITECH), 2022, : 163 - 170
  • [28] Maxpool operator for RISC-V processor
    Nevezi-Strango, David
    Rotar, Danut
    Valcan, Sorin
    Gaianu, Mihail
    2023 25TH INTERNATIONAL SYMPOSIUM ON SYMBOLIC AND NUMERIC ALGORITHMS FOR SCIENTIFIC COMPUTING, SYNASC 2023, 2023, : 246 - 250
  • [29] Efficient Cryptography on the RISC-V Architecture
    Stoffelen, Ko
    PROGRESS IN CRYPTOLOGY - LATINCRYPT 2019, 2019, 11774 : 323 - 340
  • [30] RISC-V的“芯”技术
    俞灵琦
    华东科技, 2021, (02) : 18 - 21