Design optimization for capacitive-resistively driven on-chip global interconnect

被引：3

作者：

Jiang, Jianfei ^{[1
]}

He, Weifeng ^{[1
]}

Wei, Jizeng ^{[2
]}

Wang, Qin ^{[1
]}

Mao, Zhigang ^{[1
]}

机构：

[1] Shanghai Jiao Tong Univ, Shanghai 200240, Peoples R China

[2] Tianjin Univ, Tianjin 300072, Peoples R China

来源：

IEICE ELECTRONICS EXPRESS | 2015年 / 12卷 / 08期

基金：

国家高技术研究发展计划(863计划); 中国国家自然科学基金;

关键词：

AC coupling; global interconnect; high speed; on-chip; low power; COMMUNICATION; TRANSCEIVER; SPEED; WIRES; CMOS;

D O I：

10.1587/elex.12.20150111

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

On-chip global wires are speed and power bottleneck in state-of-the-art chips. AC coupling technique is an efficient way to reduce interconnection delay and power. This paper proposes a new capacitive-resistively driven AC coupling global link. Bandwidth performance of the proposed wire is analyzed and an optimization algorithm for capacitive-resistively driven wire is presented. Simulation results show that our optimization methodology can improve the bandwidth. By applying our optimization algorithm, data rate can be improved from 2 Gb/s to 2.5 Gb/s in the implemented transceiver circuit. The proposed optimization algorithm can be applied in high speed global communication.

引用

页码：1 / 12

页数：12

共 50 条

[31] Design and Evaluation of a Hierarchical On-Chip Interconnect for Next-Generation CMPs
Das, Reetuparna
Eachempati, Soumya
Mishra, Asit K.
Narayanan, Vijaykrishnan
Das, Chita R.
HPCA-15 2009: FIFTEENTH INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTER ARCHITECTURE, PROCEEDINGS, 2009, : 175 - 186
[32] Optimization of flip chip interconnect reliability using a variable compliance interconnect design
Tay, Andrew A. O.
Sun, Wei
EPTC 2006: 8TH ELECTRONIC PACKAGING TECHNOLOGY CONFERENCE, VOLS 1 AND 2, 2006, : 133 - 137
[33] Design optimization methodology for on-chip spiral inductors
Okada, K
Hoshino, H
Onodera, H
IEICE TRANSACTIONS ON ELECTRONICS, 2004, E87C (06) : 933 - 941
[34] Modeling the electrical effects of metal dishing due to CMP for on-chip interconnect optimization
Chang, RZ
Cao, Y
Spanos, CJ
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2004, 51 (10) : 1577 - 1583
[35] Low Power Laser Driver Design in 28 nm CMOS for on-Chip and Chip-to-Chip Optical Interconnect
Belfiore, Guido
Szilagyi, Laszlo
Henker, Ronny
Ellinger, Frank
PHOTONICS APPLICATIONS IN ASTRONOMY, COMMUNICATIONS, INDUSTRY, AND HIGH-ENERGY PHYSICS EXPERIMENTS 2015, 2015, 9662
[36] Design of a novel differential on-chip wave-pipelined serial interconnect with surfing
Bhaskar, M.
Jaswanth, A.
Venkataramani, B.
MICROPROCESSORS AND MICROSYSTEMS, 2013, 37 (6-7) : 649 - 660
[37] On-Chip Interconnect Analysis of Performance and Energy Metrics Under Different Design Goals
Zhang, Ling
Zhang, Yulei
Chen, Hongyu
Yao, Bo
Hamilton, Kevin
Cheng, Chung-Kuan
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2011, 19 (03) : 520 - 524
[38] Thermal Aware Design Method for VCSEL-based On-Chip Optical Interconnect
Li, Hui
Fourmigue, Alain
Le Beux, Sebastien
Letartre, Xavier
O'Connor, Ian
Nicolescu, Gabriela
2015 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE), 2015, : 1120 - 1125
[39] Exploiting variable cycle transmission energy-efficient on-chip interconnect design
Kalyan, T. Venkata
Mutyam, Madhu
Rao, P. Vijaya Sankara
21ST INTERNATIONAL CONFERENCE ON VLSI DESIGN: HELD JOINTLY WITH THE 7TH INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS, PROCEEDINGS, 2008, : 235 - +
[40] The necesity and consequences of modeling driver and load nonlinearity in on-chip global interconnect noise verification
Feldmann, P
ELECTRICAL PERFORMANCE OF ELECTRONIC PACKAGING, 2003, : 321 - 324

← 1 2 3 4 5 →