On-Chip Interconnect Analysis of Performance and Energy Metrics Under Different Design Goals

被引：7
|
作者：
Zhang, Ling [1 ]
Zhang, Yulei [2 ]
Chen, Hongyu
Yao, Bo [3 ]
Hamilton, Kevin [2 ]
Cheng, Chung-Kuan [1 ]
机构：
[1] Univ Calif San Diego, Dept Comp Sci & Engn, La Jolla, CA 92037 USA
[2] Univ Calif San Diego, Dept Elect & Comp Engn, La Jolla, CA 92037 USA
[3] Mentor Graph Corp, Wilsonville, OR 97070 USA
来源：
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS | 2011年 / 19卷 / 03期
基金：
美国国家科学基金会;
关键词：
Analysis; energy-delay optimization; high speed; interconnect; low power;
D O I：
10.1109/TVLSI.2009.2035322
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
As semiconductor process technology scales down, interconnect planning presents ever-greater challenges to designers. In this paper, we analyze, evaluate, and compare various metrics with optimized wire configurations in the contexts of different design criteria: delay minimization, delay-power minimization, and delay(2)-power minimization. We show how various design criteria influence the configuration, performance, and power consumption of repeated wires.
引用
收藏
页码：520 / 524
页数：6
相关论文
共 50 条
  • [1] Repeated on-chip interconnect analysis and evaluation of delay, power, and bandwidth metrics under different design goals
    Zhang, Ling
    Chen, Hongyu
    Yao, Bo
    Hamilton, Kevin
    Cheng, Chung-Kuan
    ISQED 2007: PROCEEDINGS OF THE EIGHTH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, 2007, : 251 - +
  • [2] Performance evaluation and design tradeoffs of on-chip interconnect architectures
    Bakhouya, M.
    Suboh, S.
    Gaber, J.
    El-Ghazawi, T.
    Niar, S.
    SIMULATION MODELLING PRACTICE AND THEORY, 2011, 19 (06) : 1496 - 1505
  • [3] Optimization of On-Chip Interconnect Signaling for Low Energy and High Performance
    Chen, Ge
    Nooshabadi, Saeid
    JOURNAL OF LOW POWER ELECTRONICS, 2012, 8 (01) : 30 - 38
  • [4] Energy-delay analysis for on-chip interconnect at the system level
    Zhang, Y
    Irwin, MJ
    IEEE COMPUTER SOCIETY WORKSHOP ON VLSI '99, PROCEEDINGS, 1999, : 26 - 31
  • [5] An Optimization Strategy for Low Energy and High Performance for the On-chip Interconnect Signalling
    Chen, Ge
    Nooshabadi, Saeid
    Duvall, Steven
    ISLPED 09, 2009, : 287 - 290
  • [6] Reliability analysis for on-chip networks under RC interconnect delay variation
    Mondal, Mosin
    Wu, Xiang
    Aziz, Adnan
    Massoud, Yehia
    2006 1ST INTERNATIONAL CONFERENCE ON NANO-NETWORKS AND WORKSHOPS, 2006, : 139 - +
  • [7] Exploiting variable cycle transmission energy-efficient on-chip interconnect design
    Kalyan, T. Venkata
    Mutyam, Madhu
    Rao, P. Vijaya Sankara
    21ST INTERNATIONAL CONFERENCE ON VLSI DESIGN: HELD JOINTLY WITH THE 7TH INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS, PROCEEDINGS, 2008, : 235 - +
  • [8] The Y architecture for on-chip interconnect: Analysis and methodology
    Chen, HY
    Cheng, CK
    Kahng, AB
    Mandoiu, II
    Wang, QK
    Yao, B
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2005, 24 (04) : 588 - 599
  • [9] Packetized on-chip interconnect communication analysis for MPSoC
    Ye, TT
    Benini, L
    De Micheli, G
    DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, PROCEEDINGS, 2003, : 344 - 349
  • [10] Design Optimization for AC Coupled On-chip Global Interconnect
    Liang, Lianfei
    Wang, Qin
    He, Weifeng
    Zeng, Xiaoyang
    2016 13TH IEEE INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT), 2016, : 1521 - 1523
12345