MUCCRA-3: A LOW POWER DYNAMICALLY RECONFIGURABLE PROCESSOR ARRAY

被引：0
|
作者：
Saito, Yoshiki [1 ]
Sano, Toru [1 ]
Kato, Masaru [1 ]
Tunbunheng, Vasutan [1 ]
Yasuda, Yoshihiro [1 ]
Kimura, Masayuki [1 ]
Amano, Hideharu [1 ]
机构：
[1] Keio Univ, Dept Informat & Comp Sci, Kouhoku Ku, Yokohama, Kanagawa 2238522, Japan
来源：
2010 15TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC 2010) | 2010年
关键词：
D O I：
暂无
中图分类号：
TP [自动化技术、计算机技术];
学科分类号：
0812 ;
摘要：
引用
收藏
页码：372 / 373
页数：2
相关论文
共 50 条
  • [31] Interconnect Power Analysis for a Coarse-Grained Reconfigurable Array Processor
    Berekovic, Mladen
    Bouwens, Frank
    Aa, Tom Vander
    Verkest, Diederik
    INTEGRATED CIRCUIT AND SYSTEMS DESIGN: POWER AND TIMING MODELING, OPTIMIZATION AND SIMULATION, 2009, 5349 : 449 - +
  • [32] A dynamically reconfigurable interconnect for array processors
    John, LK
    John, E
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 1998, 6 (01) : 150 - 157
  • [33] Low-Overhead Fault-Tolerance Technique for a Dynamically Reconfigurable Softcore Processor
    Hung-Manh Pham
    Pillement, Sebastien
    Piestrak, Stanislaw J.
    IEEE TRANSACTIONS ON COMPUTERS, 2013, 62 (06) : 1179 - 1192
  • [34] Dynamically reconfigurable cache for low-power embedded system
    Chen, Liming
    Zou, Xuecheng
    Lei, Jianming
    Liu, Zhenglin
    ICNC 2007: THIRD INTERNATIONAL CONFERENCE ON NATURAL COMPUTATION, VOL 5, PROCEEDINGS, 2007, : 180 - +
  • [35] Dynamically Reconfigurable Register File for a Softcore VLIW Processor
    Wong, Stephan
    Anjam, Fakhar
    Nadeem, Faisal
    2010 DESIGN, AUTOMATION & TEST IN EUROPE (DATE 2010), 2010, : 969 - 972
  • [36] A preemption algorithm for a multitasking environment on dynamically reconfigurable processor
    Tuan, Vu Manh
    Amano, Hideharu
    RECONFIGURABLE COMPUTING: ARCHITECTURES, TOOLS AND APPLICATIONS, 2008, 4943 : 172 - 184
  • [37] Implementation of a baseline RISC for the realization of a dynamically reconfigurable processor
    Najjar, Hajer
    Bourguiba, Riad
    Mounie, Jaouhar
    2015 IEEE 12TH INTERNATIONAL MULTI-CONFERENCE ON SYSTEMS, SIGNALS & DEVICES (SSD), 2015,
  • [38] DReAC: A novel dynamically reconfigurable co-processor
    Song, Yu-Kun
    Gao, Ming-Lun
    Deng, Hong-Hui
    Wang, Rui
    Hu, Yong-Hua
    Tien Tzu Hsueh Pao/Acta Electronica Sinica, 2007, 35 (05): : 833 - 837
  • [39] A processor for genetic algorithm using dynamically reconfigurable memory
    Kanasugi, Akinori
    Tsukahara, Akihiko
    2006 INTERNATIONAL CONFERENCE ON HYBRID INFORMATION TECHNOLOGY, VOL 1, PROCEEDINGS, 2006, : 310 - +
  • [40] An IDE for Reconfigurable Video Array Processor
    Yang, Rong
    Xie, Xiaoyan
    Chai, Miaomiao
    Fang, Lin
    He, Wanqi
    Sun, Jingtao
    2021 ASIA-PACIFIC SIGNAL AND INFORMATION PROCESSING ASSOCIATION ANNUAL SUMMIT AND CONFERENCE (APSIPA ASC), 2021, : 121 - 126
12345