MUCCRA-3: A LOW POWER DYNAMICALLY RECONFIGURABLE PROCESSOR ARRAY

被引：0
|
作者：
Saito, Yoshiki [1 ]
Sano, Toru [1 ]
Kato, Masaru [1 ]
Tunbunheng, Vasutan [1 ]
Yasuda, Yoshihiro [1 ]
Kimura, Masayuki [1 ]
Amano, Hideharu [1 ]
机构：
[1] Keio Univ, Dept Informat & Comp Sci, Kouhoku Ku, Yokohama, Kanagawa 2238522, Japan
来源：
2010 15TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC 2010) | 2010年
关键词：
D O I：
暂无
中图分类号：
TP [自动化技术、计算机技术];
学科分类号：
0812 ;
摘要：
引用
收藏
页码：372 / 373
页数：2
相关论文
共 50 条
  • [1] MUCCRA-CUBE: A 3D DYNAMICALLY RECONFIGURABLE PROCESSOR WITH INDUCTIVE-COUPLING LINK
    Saito, S.
    Kohama, Y.
    Sugimori, Y.
    Hasegawa, Y.
    Matsutani, H.
    Sano, T.
    Kasuga, K.
    Yoshida, Y.
    Niitsu, K.
    Miura, N.
    Kuroda, T.
    Amano, H.
    FPL: 2009 INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE LOGIC AND APPLICATIONS, 2009, : 6 - 11
  • [2] MuCCRA chips: Configurable dynamically-reconfigurable processors
    Amano, Hideharu
    Hasegawa, Yohei
    Tsutsumi, Satoshi
    Nakamura, Takuro
    Nishimura, Takashi
    Tanbunheng, Vasutan
    Parimala, Aepu
    Sano, Toni
    Kato, Masaru
    2007 IEEE ASIAN SOLID-STATE CIRCUITS CONFERENCE, PROCEEDINGS OF TECHNICAL PAPERS, 2007, : 384 - 387
  • [3] A compiler for a dynamically reconfigurable processor with cell array structures
    Hatano, F
    Morishita, T
    Komoku, K
    Teramoto, I
    RECONFIGURABLE TECHNOLOGY: FPGAS FOR COMPUTING AND APPLICATIONS II, 2000, 4212 : 96 - 103
  • [4] MULTI-MODE CORDIC PROCESSOR ON A DYNAMICALLY RECONFIGURABLE ARRAY
    Fu Qimu
    Wang Dong
    Ding Xiaoming
    2014 12TH INTERNATIONAL CONFERENCE ON SIGNAL PROCESSING (ICSP), 2014, : 419 - 424
  • [5] Variable length decoder on dynamically reconfigurable cell array processor
    Komoku, K
    Morishita, T
    Hatano, F
    Teramoto, I
    RECONFIGURABLE TECHNOLOGY: FPGAS AND RECONFIGURABLE PROCESSORS FOR COMPUTING AND COMMUNICATIONS III, 2001, 4525 : 147 - 154
  • [6] POWER REDUCTION TECHNIQUES FOR DYNAMICALLY RECONFIGURABLE PROCESSOR ARRAYS
    Nishimura, T.
    Hirai, K.
    Saito, Y.
    Nakamura, T.
    Hasegawa, Y.
    Tsutsusmi, S.
    Tunbunheng, V.
    Amano, H.
    2008 INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE AND LOGIC APPLICATIONS, VOLS 1 AND 2, 2008, : 305 - 310
  • [7] A dynamically adaptive hardware on dynamically reconfigurable processor
    Amano, H
    Jouraku, A
    Anjo, K
    IEICE TRANSACTIONS ON COMMUNICATIONS, 2003, E86B (12) : 3385 - 3391
  • [8] Generator of dynamically reconfigurable processor
    Sega, Takahiko
    Kanasugi, Akinori
    Ando, Ki
    ARTIFICIAL LIFE AND ROBOTICS, 2015, 20 (02) : 103 - 108
  • [9] Low-power reconfigurable processor
    Donohoe, GW
    Yeh, PS
    2002 IEEE AEROSPACE CONFERENCE PROCEEDINGS, VOLS 1-7, 2002, : 1969 - 1973
  • [10] Dynamically Compressible Context Architecture for Low Power Coarse-Grained Reconfigurable Array
    Kim, Yoonjin
    Mahapatra, Rabi N.
    2007 IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN, VOLS, 1 AND 2, 2007, : 395 - 400
12345