Reliability Assessment of Wafer Level Packages With Novel FeNi Under Bump Metallization

被引:5
|
作者
Xi, Jia [1 ]
Zhai, Xinduo [1 ]
Wang, Jun [1 ]
Yang, Donglun [1 ]
Ru, Mao [1 ]
Xiao, Fei [1 ]
Zhang, Li [2 ]
Lai, Chi Ming [2 ]
机构
[1] Fudan Univ, Dept Mat Sci, Shanghai 200433, Peoples R China
[2] Jiangyin Changdian Adv Packaging Co Ltd, Jiangyin 214431, Peoples R China
关键词
SN-AG; NI; SOLDER; STRENGTH; ALLOY;
D O I
10.1115/1.4030974
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
FeNi alloy is considered a possible substitute for Cu as under bump metallization (UBM) in wafer level package (WLP) since it forms very thin intermetallic compound (IMC) layer with Pb-free solder in the reflow process. In this paper, WLPs with FeNi and Cu UBM were fabricated and their board level reliabilities were studied comparatively. The WLP samples assembled on the printed circuit board (PCB) were subjected to temperature cycling and drop tests according to JEDEC standards. The results showed that the reliability of WLP with FeNi UBM was a little lower than that with Cu UBM. The main failure modes for both FeNi and Cu UBM samples in temperature cycling test were the crack in IMC or solder ball on PCB side. And detachments between UBM and the redistribution layer (RDL) were also observed in Cu UBM WLPs. In drop test, the crack of RDL was found in all failed FeNi UBM samples and part of Cu UBM ones, and the primary failure mode in Cu UBM samples was the crack of IMC on PCB side. In addition, the finite element analysis (FEA) was carried out to further understand the difference of the failure modes between the FeNi UBM samples and the Cu UBM samples. The high stress was observed around the UBM and the pad on PCB in the temperature cycling model. And the maximum stress appeared on the RDL in the drop simulation, which was obviously larger than that on the pad. The FEA results showed that the introduction of FeNi UBM increased the stress levels both in temperature cycling and drop tests. Thus, the FeNi alloy cannot simply replace Cu as UBM in WLP without further package structural optimization.
引用
收藏
页数:7
相关论文
共 50 条
  • [31] Front Side Protection Layer for Improved Reliability of Wafer-Level Packages
    Peddi, R.
    Dutt, G.
    Wyatt, D.
    Tang, Hao
    Perez, A.
    Frye, D.
    2009 IEEE 59TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE, VOLS 1-4, 2009, : 1307 - 1310
  • [32] Board level reliability assessment of chip scale packages
    Wang, ZP
    Tan, YM
    Chua, KM
    MICROELECTRONICS RELIABILITY, 1999, 39 (09) : 1351 - 1356
  • [33] SACQ Solder Board Level Reliability Evaluation and Life Prediction Model for Wafer Level Packages
    Lin, Wei
    Pham, Quan
    Baloglu, Bora
    Johnson, Michael
    2017 IEEE 67TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC 2017), 2017, : 1058 - 1064
  • [34] Reliability Study of Copper Pillar Bump Interconnects for Acoustic Wave - Wafer Level Package
    Schober, Jakob
    Nicolaus, Karl
    Feiertag, Gregor
    2020 IEEE 22ND ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE (EPTC), 2020, : 85 - 89
  • [35] Effects of substrate metallization of solder/under-bump metallization interfacial reactions in flip-chip packages during multiple reflow cycles
    F. Zhang
    M. Li
    C. C. Chum
    Z. C. Shao
    Journal of Electronic Materials, 2003, 32 : 123 - 130
  • [36] Effects of substrate metallization on solder/under-bump metallization interfacial reactions in flip-chip packages during multiple reflow cycles
    Zhang, F
    Li, M
    Chum, CC
    Shao, ZC
    JOURNAL OF ELECTRONIC MATERIALS, 2003, 32 (03) : 123 - 130
  • [37] Wafer-level electromigration reliability test for deep-submicron interconnect metallization
    Loh, WB
    Tse, MS
    Chan, L
    Lo, KF
    1998 IEEE HONG KONG ELECTRON DEVICES MEETING, PROCEEDINGS, 1998, : 157 - 160
  • [38] Introducing a silicone under the bump configuration for stress relief in a wafer level package
    Bulcke, MV
    Gonzalez, M
    Vandevelde, B
    Winters, C
    Beyne, E
    Larson, L
    Harkness, BR
    Gardner, G
    Mohamed, M
    Sudbury-Holtschlag, J
    Meynen, H
    PROCEEDINGS OF 5TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE, 2003, : 380 - 384
  • [39] Aging Behaviour and Environmental Impact of Under Bump Metallurgies for Wafer Level Balling
    Garnier, Arnaud
    Castagne, Laetitia
    Moreau, Stephane
    Fraczkiewicz, Alexandra
    Monniez, Theo
    Mermin, Daniel
    Guillou, Suzanne
    Vauche, Laura
    Saint-Patrice, Damien
    Coudrain, Perceval
    PROCEEDINGS OF THE IEEE 74TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE, ECTC 2024, 2024, : 1649 - 1656
  • [40] Investigations of board-level drop reliability of wafer-level chip-scale packages
    Lai, Yi-Shao
    Yeh, Chang-Lin
    Wang, Ching-Chun
    JOURNAL OF ELECTRONIC PACKAGING, 2007, 129 (01) : 105 - 108