共 50 条
- [31] Front Side Protection Layer for Improved Reliability of Wafer-Level Packages 2009 IEEE 59TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE, VOLS 1-4, 2009, : 1307 - 1310
- [33] SACQ Solder Board Level Reliability Evaluation and Life Prediction Model for Wafer Level Packages 2017 IEEE 67TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC 2017), 2017, : 1058 - 1064
- [34] Reliability Study of Copper Pillar Bump Interconnects for Acoustic Wave - Wafer Level Package 2020 IEEE 22ND ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE (EPTC), 2020, : 85 - 89
- [35] Effects of substrate metallization of solder/under-bump metallization interfacial reactions in flip-chip packages during multiple reflow cycles Journal of Electronic Materials, 2003, 32 : 123 - 130
- [37] Wafer-level electromigration reliability test for deep-submicron interconnect metallization 1998 IEEE HONG KONG ELECTRON DEVICES MEETING, PROCEEDINGS, 1998, : 157 - 160
- [38] Introducing a silicone under the bump configuration for stress relief in a wafer level package PROCEEDINGS OF 5TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE, 2003, : 380 - 384
- [39] Aging Behaviour and Environmental Impact of Under Bump Metallurgies for Wafer Level Balling PROCEEDINGS OF THE IEEE 74TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE, ECTC 2024, 2024, : 1649 - 1656