Electro-thermal Investigation on SOI Accumulation Mode Tri-gate LDMOS

被引:1
|
作者
Shi, Zhangjun [1 ,2 ]
Li, Xiaojin [1 ,2 ]
Sun, Yabin [1 ,2 ]
Shi, Yanlin [1 ,2 ]
机构
[1] East China Normal Univ, Dept Elect Engn, Shanghai 200241, Peoples R China
[2] Shanghai Key Lab Multidimens Informat Proc, Shanghai, Peoples R China
基金
中国国家自然科学基金;
关键词
electro-thermal simulation; SOI-ATG LDMOS; self-heating effect; co-optimization;
D O I
10.1109/ICICM54364.2021.9660247
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
An electro-thermal co-optimization has been carried out on silicon-on-insulator (SOI) accumulation mode trigate (ATG) LDMOS by TCAD simulation. Internal electric field, temperature distribution, critical heat removal path and the thermal resistance of SOI-ATG LDMOS are investigated, providing deep insights into its self-heating mechanism and thermal-aware design. Besides, the junction depth of source/drain, ambient temperature and boundary thermal resistance are optimized to mitigate the self-heating effect (SHE) in SOI-ATG LDMOS. Furthermore, different trench dielectrics are also compared to achieve an electro-thermal co-optimization of SOI-ATG LDMOS.
引用
收藏
页码:210 / 213
页数:4
相关论文
共 50 条
  • [31] LiNiO Gate Dielectric with Tri-Gate Structure for High Performance E-mode GaN transistors
    Wang, Taifang
    Nikoo, Mohammad Samizadeh
    Nela, Luca
    Matioli, Elison
    2021 33RD INTERNATIONAL SYMPOSIUM ON POWER SEMICONDUCTOR DEVICES AND ICS (ISPSD), 2021, : 135 - 138
  • [32] Research of electro-thermal memory effect of RF power amplifier based on LDMOS FET
    Feng Yong-sheng
    Liu Yuan-an
    Nan Jing-chang
    CEEM' 2006: ASIA-PACIFIC CONFERENCE ON ENVIRONMENTAL ELECTROMAGNETICS, VOLS 1 AND 2, PROCEEDINGS, 2006, : 787 - +
  • [33] Investigation of deep submicron single and double gate SOI MOSFETs in accumulation mode for enhanced performance
    Rauly, E
    Iñiguez, B
    Flandre, D
    ELECTROCHEMICAL AND SOLID STATE LETTERS, 2001, 4 (03) : G28 - G30
  • [34] SURFACE POTENTIAL BASED CURRENT MODELING OF THIN SILICON CHANNEL DOUBLE AND TRI-GATE SOI FINFETS
    Prakash, Robin Paul
    Yadav, Rohit
    Bose, S. C.
    ICMEE 2009: PROCEEDINGS OF THE 2009 INTERNATIONAL CONFERENCE ON MECHANICAL AND ELECTRONICS ENGINEERING, 2010, : 151 - +
  • [35] Density Gradient calibration for 2D quantum confinement : Tri-Gate SOI transistor application
    Pons, N.
    Triozon, F.
    Jaud, M-A
    Coquand, R.
    Martinie, S.
    Rozeau, O.
    Niquet, Y-M
    Nguyen, V-H
    Idrissi-El Oudrhiri, A.
    Barraud, S.
    2013 18TH INTERNATIONAL CONFERENCE ON SIMULATION OF SEMICONDUCTOR PROCESSES AND DEVICES (SISPAD 2013), 2013, : 184 - 187
  • [36] A Nonlinear Electro-Thermal Scalable Model for High-Power RF LDMOS Transistors
    Wood, John
    Aaen, Peter H.
    Bridges, Daren
    Lamey, Dan
    Guyonnet, Michael
    Chan, Daniel S.
    Monsauret, Nelsy
    IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES, 2009, 57 (02) : 282 - 292
  • [37] An electro-thermal analysis of lateral double-diffused MOSFET (LDMOS) using FEM
    Ren, Zhen
    Shi, Yan-Bing
    Yin, Wen-Yan
    APMC: 2008 ASIA PACIFIC MICROWAVE CONFERENCE (APMC 2008), VOLS 1-5, 2008, : 1782 - 1785
  • [38] Study of Enhancement-Mode Tri-Gate InAs HEMTs for Low Noise Application
    Wang, C.
    Lin, Y. C.
    Kuo, C. N.
    Lee, M. W.
    Yao, J. N.
    Huang, T. J.
    Hsu, H. T.
    Chang, Edward Y.
    2019 14TH EUROPEAN MICROWAVE INTEGRATED CIRCUITS CONFERENCE (EUMIC 2019), 2019, : 204 - 207
  • [39] ELECTROSTATIC ACCUMULATION FURNACE FOR ELECTRO-THERMAL ATOMIC SPECTROMETRY (EAFEAS)
    TORSI, G
    DESIMONI, E
    ANALYTICAL LETTERS PART A-CHEMICAL ANALYSIS, 1979, 12 (13): : 1361 - 1366
  • [40] Subthreshold Characteristic Analysis and Models for Tri-Gate SOI MOSFETs Using Substrate Bias Induced Effects
    Gola, Deepti
    Singh, Balraj
    Tiwari, Pramod Kumar
    IEEE TRANSACTIONS ON NANOTECHNOLOGY, 2019, 18 : 329 - 335