Schemes of clock recovery and synchronization in HDTV decoder SoC

被引：0
|
作者：
Zhang, CR [1 ]
Zheng, SB [1 ]
Wang, F [1 ]
Wang, T [1 ]
机构：
[1] Shanghai Jiao Tong Univ, Inst Image Commun & Informat Proc, Shanghai 200030, Peoples R China
来源：
Proceedings of 2005 IEEE International Workshop on VLSI Design and Video Technology | 2005年
关键词：
D O I：
10.1109/IWVDVT.2005.1504613
中图分类号：
TP301 [理论、方法];
学科分类号：
081202 ;
摘要：
In this paper, we present some design schemes of system clock recovery and synchronization in HDTV decoder SoC. First, a model of system clock recovery is introduced. Based on this model, an optimized hardware implementation is proposed. And then the scheme of synchronization about presentation and decoding is discussed. In the end, a solution to ensure decoding in abnormal conditions is explained.
引用
收藏
页码：312 / 315
页数：4
相关论文
共 50 条
  • [1] A bus arbitration scheme for HDTV decoder SoC
    Li, DX
    Yao, QD
    Liu, P
    Zhou, L
    APCCAS 2002: ASIA-PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS, VOL 2, PROCEEDINGS, 2002, : 79 - 83
  • [2] Research on HDTV decoder synchronization system
    Wang, JG
    Li, W
    Liu, Y
    Wang, L
    2000 IEEE ASIA-PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS: ELECTRONIC COMMUNICATION SYSTEMS, 2000, : 868 - 870
  • [3] On-Chip Bus Design for HDTV SoC Decoder
    Yi Zhiqiang
    Li Yun
    2010 6TH INTERNATIONAL CONFERENCE ON WIRELESS COMMUNICATIONS NETWORKING AND MOBILE COMPUTING (WICOM), 2010,
  • [4] Design and implementation of transport stream demultiplexer in HDTV decoder SoC
    Zhang, CR
    Zheng, SB
    Wang, F
    Yuan, C
    IEEE TRANSACTIONS ON CONSUMER ELECTRONICS, 2005, 51 (02) : 642 - 647
  • [5] A flexible VLSI architecture of transport processor for an AVS HDTV decoder SoC
    Zhang, Zhenrui
    Wu, Di
    Zhang, Peng
    Xie, Don
    Gao, Wen
    IEEE TRANSACTIONS ON CONSUMER ELECTRONICS, 2006, 52 (04) : 1427 - 1432
  • [6] Review on Quantum Clock Synchronization Schemes
    Yao, Yin-Ping
    Zhang, Tong-Yi
    Wan, Ren-Gang
    Zhao, Wei
    PHOTONICS AND OPTOELECTRONICS MEETINGS (POEM) 2011: OPTOELECTRONIC SENSING AND IMAGING, 2012, 8332
  • [7] Clock synchronization in software MPEG-2 decoder
    Ramamoorthy, V
    MULTIMEDIA HARDWARE ARCHITECTURES 1997, 1997, 3021 : 194 - 210
  • [8] Low-complexity symbol clock recovery and segment synchronization algorithm for the grand alliance VSB HDTV system
    Lim, H
    Lee, D
    Cheun, L
    Choi, K
    Jung, M
    Choi, S
    ICCE - INTERNATIONAL CONFERENCE ON CONSUMER ELECTRONICS, 1996 DIGEST OF TECHNICAL PAPERS, 1996, : 308 - 309
  • [9] An autonomous multiple module clock synchronization methodology for SoC
    Mai, SD
    Lune, HW
    Hsu, RC
    Su, C
    IEEE INTERNATIONAL SOC CONFERENCE, PROCEEDINGS, 2003, : 39 - 42
  • [10] A trellis decoder for HDTV
    Lin, WW
    Caldwell, MD
    Hu, KR
    IEEE TRANSACTIONS ON CONSUMER ELECTRONICS, 1999, 45 (03) : 571 - 576
12345