Schemes of clock recovery and synchronization in HDTV decoder SoC

被引：0
|
作者：
Zhang, CR [1 ]
Zheng, SB [1 ]
Wang, F [1 ]
Wang, T [1 ]
机构：
[1] Shanghai Jiao Tong Univ, Inst Image Commun & Informat Proc, Shanghai 200030, Peoples R China
来源：
Proceedings of 2005 IEEE International Workshop on VLSI Design and Video Technology | 2005年
关键词：
D O I：
10.1109/IWVDVT.2005.1504613
中图分类号：
TP301 [理论、方法];
学科分类号：
081202 ;
摘要：
In this paper, we present some design schemes of system clock recovery and synchronization in HDTV decoder SoC. First, a model of system clock recovery is introduced. Based on this model, an optimized hardware implementation is proposed. And then the scheme of synchronization about presentation and decoding is discussed. In the end, a solution to ensure decoding in abnormal conditions is explained.
引用
收藏
页码：312 / 315
页数：4
相关论文
共 50 条
  • [21] SDRAM bus schedule of HDTV video decoder
    Wang, H
    He, YL
    Yu, L
    MEDIA PROCESSORS 2002, 2002, 4674 : 150 - 157
  • [22] HDTV video decoder based on data flow
    Wang, Hui
    Mao, Xun
    Wang, Wei
    Gong, Hui-Ming
    Zhou, Feng
    Yao, Qing-Dong
    Zhejiang Daxue Xuebao (Gongxue Ban)/Journal of Zhejiang University (Engineering Science), 2002, 36 (02): : 216 - 218
  • [23] A real-time HDTV video decoder
    Ling, N
    Wang, NT
    SIPS 2001: IEEE WORKSHOP ON SIGNAL PROCESSING SYSTEMS: DESIGN AND IMPLEMENTATION, 2001, : 259 - 270
  • [24] Clock and frame synchronization recovery based on a terahertz optical asymmetric demultiplexer
    Wang, LJ
    Shi, HX
    Lin, JT
    Guan, KJ
    Ye, P
    IEEE PHOTONICS TECHNOLOGY LETTERS, 1998, 10 (06) : 881 - 883
  • [25] An efficient VLSI architecture of VLD for AVS HDTV decoder
    Sheng, Bin
    Gao, Wen
    Xie, Don
    Wu, Di
    IEEE TRANSACTIONS ON CONSUMER ELECTRONICS, 2006, 52 (02) : 696 - 701
  • [26] A novel HDTV video decoder and decentralized control scheme
    Wang, H
    Mao, X
    Yu, L
    IEEE TRANSACTIONS ON CONSUMER ELECTRONICS, 2001, 47 (04) : 723 - 728
  • [27] A Real-Time Video Decoder for Digital HDTV
    Nam Ling
    Nien-Tsu Wang
    Journal of VLSI signal processing systems for signal, image and video technology, 2003, 33 : 295 - 306
  • [28] An efficient VLSI architecture for CBAC of AVS HDTV decoder
    Zheng, Junhao
    Gao, Wen
    Wu, David
    Xie, Don
    SIGNAL PROCESSING-IMAGE COMMUNICATION, 2009, 24 (04) : 324 - 332
  • [29] Study and implementation of system control for the HDTV video decoder
    Liu, J
    Jiang, J
    2000 IEEE ASIA-PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS: ELECTRONIC COMMUNICATION SYSTEMS, 2000, : 871 - 874
  • [30] A single-chip HDTV video decoder design
    Sita, R
    Brosz, E
    Meyer, R
    Phillips, L
    Ryan, RT
    IEEE TRANSACTIONS ON CONSUMER ELECTRONICS, 1998, 44 (03) : 519 - 526
12345