A run-time support environment for reconfigurable systems

被引:0
|
作者
Bubb, L [1 ]
Edwards, M [1 ]
Green, P [1 ]
Pimlott, C [1 ]
Rees, K [1 ]
Stewart, M [1 ]
Taylor, A [1 ]
Vakondios, M [1 ]
Yates, J [1 ]
机构
[1] UMIST, Dept Computat, Manchester M60 1QD, Lancs, England
关键词
D O I
暂无
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
This paper presents a novel FPGA Support System (FSS) that facilitates the execution of hardware-based tasks on a dynamically reconfigurable FPGA. The FSS provides the mechanisms to support the placement, execution, and removal of blocks on the FPGA. A key feature of the FSS is its ability to provide communication between concurrentlly executing hardware blocks and software objects during the run-time of a system. The FSS was initially developed to run on a hardware platform consisting of an ARM7 processor interfaced to a Xilinx 6264 FPGA and a dual-port memory The design, implementation and current status of the FSS are discussed, together with our initial results based on the implementation of a Discrete Wavelet Transform application.
引用
下载
收藏
页码:135 / 141
页数:7
相关论文
共 50 条
  • [31] Efficient datapath merging for the overhead reduction of run-time reconfigurable systems
    Mahmood Fazlali
    Ali Zakerolhosseini
    Georgi Gaydadjiev
    The Journal of Supercomputing, 2012, 59 : 636 - 657
  • [32] Module Placement using Constraint Programming in Run-time Reconfigurable Systems
    Wold, Alexander
    Agne, Andreas
    Torresen, Jim
    PROCEEDINGS OF 2014 IEEE INTERNATIONAL PARALLEL & DISTRIBUTED PROCESSING SYMPOSIUM WORKSHOPS (IPDPSW), 2014, : 287 - 292
  • [33] Efficient datapath merging for the overhead reduction of run-time reconfigurable systems
    Fazlali, Mahmood
    Zakerolhosseini, Ali
    Gaydadjiev, Georgi
    JOURNAL OF SUPERCOMPUTING, 2012, 59 (02): : 636 - 657
  • [34] Run-Time Reconfigurable Systems for Digital Signal Processing Applications: A Survey
    Alireza Shoa
    Shahram Shirani
    Journal of VLSI signal processing systems for signal, image and video technology, 2005, 39 : 213 - 235
  • [35] Design Flow Instantiation for Run-Time Reconfigurable Systems: A Case Study
    Qu, Yang
    Tiensyrja, Kari
    Soininen, Juha-Pekka
    Nurmi, Jari
    EURASIP JOURNAL ON EMBEDDED SYSTEMS, 2008, (01)
  • [36] The ANDRES project: Analysis and design of run-time reconfigurable, heterogeneous systems
    Herrholz, A.
    Oppenheimer, F.
    Hartmann, P. A.
    Schallenberg, A.
    Nebel, W.
    Grimm, C.
    Damm, M.
    Haase, J.
    Brame, F.
    Herrera, F.
    Villar, E.
    Sander, I.
    Jantsch, A.
    Fouilliart, A. -M.
    Martinez, M.
    2007 INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE LOGIC AND APPLICATIONS, PROCEEDINGS, VOLS 1 AND 2, 2007, : 396 - 401
  • [37] Run-Time Partially Reconfigurable FPGA Applications in PV Fed Systems
    Kumar, Sajeesh
    Agarwal, Vivek
    IEEE INTERNATIONAL CONFERENCE ON POWER ELECTRONICS, DRIVES AND ENERGY SYSTEMS (PEDES 2012), 2012,
  • [38] Context switching in a run-time reconfigurable system
    Puttegowda, K
    Lehn, DI
    Park, JH
    Athanas, P
    Jones, M
    JOURNAL OF SUPERCOMPUTING, 2003, 26 (03): : 239 - 257
  • [39] A run-time reconfigurable engine for image interpolation
    Hudson, RD
    Lehn, DI
    Athanas, PM
    IEEE SYMPOSIUM ON FPGAS FOR CUSTOM COMPUTING MACHINES, PROCEEDINGS, 1998, : 88 - 95
  • [40] Automating production of run-time reconfigurable designs
    Shirazi, N
    Luk, W
    Cheung, PYK
    IEEE SYMPOSIUM ON FPGAS FOR CUSTOM COMPUTING MACHINES, PROCEEDINGS, 1998, : 147 - 156