The ANDRES project: Analysis and design of run-time reconfigurable, heterogeneous systems

被引:4
|
作者
Herrholz, A. [1 ]
Oppenheimer, F. [1 ]
Hartmann, P. A. [1 ]
Schallenberg, A. [2 ]
Nebel, W. [2 ]
Grimm, C. [3 ]
Damm, M. [3 ]
Haase, J. [3 ]
Brame, F. [3 ]
Herrera, F. [4 ]
Villar, E. [4 ]
Sander, I. [5 ]
Jantsch, A. [5 ]
Fouilliart, A. -M. [6 ]
Martinez, M. [7 ]
机构
[1] OFFIS Inst, Oldenburg, Germany
[2] CvO Univ Oldenburg, Oldenburg, Germany
[3] Vienna Univ Technol, Vienna, Austria
[4] Univ Cantabria, E-39005 Santander, Spain
[5] KTH Royal Sch Technol, Stockholm, Sweden
[6] Thales Commun, F-92704 Colombes, France
[7] DS2, Valencia, Spain
关键词
D O I
10.1109/FPL.2007.4380679
中图分类号
TP31 [计算机软件];
学科分类号
081202 ; 0835 ;
摘要
Today's heterogeneous embedded systems combine components from different domains, such as software, analogue hardware and digital hardware. The design and implementation of these systems is still a complex and error-prone task due to the different Models of Computations (MoCs), design languages and tools associated with each of the domains. Though making such systems adaptive is technologically feasible, most of the current design methodologies do not explicitely support adaptive architectures. This paper present the ANDRES project. The main objective of ANDRES is the development of a seamless design flow for adaptive heterogeneous embedded systems (AHES) based on the modelling language SystemC. Using domain-specific modelling extensions and libraries, ANDRES will provide means to efficiently use and exploit adaptivity in embedded system design. The design flow is completed by a methodology and tools for automatic hardware and software synthesis for adaptive architectures.
引用
收藏
页码:396 / 401
页数:6
相关论文
共 50 条
  • [1] A methodology for design of run-time reconfigurable systems
    Lee, G
    Milne, G
    [J]. 2002 IEEE INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY (FPT), PROCEEDINGS, 2002, : 60 - 67
  • [2] A Framework for Run-time Reconfigurable Systems
    Michael Eisenring
    Marco Platzner
    [J]. The Journal of Supercomputing, 2002, 21 : 145 - 159
  • [3] A framework for run-time reconfigurable systems
    Eisenring, M
    Platzner, M
    [J]. JOURNAL OF SUPERCOMPUTING, 2002, 21 (02): : 145 - 159
  • [4] Run-time support for heterogeneous multitasking on reconfigurable SoCs
    Marescaux, T
    Nollet, V
    Mignolet, JY
    Bartic, A
    Moffat, W
    Avasare, P
    Coene, P
    Verkest, D
    Vernalde, S
    Lauwereins, R
    [J]. INTEGRATION-THE VLSI JOURNAL, 2004, 38 (01) : 107 - 130
  • [5] Run-time requirements verification for reconfigurable systems
    Chatzikonstantinou, George
    Kontogiannis, Kostas
    [J]. INFORMATION AND SOFTWARE TECHNOLOGY, 2016, 75 : 105 - 121
  • [6] Designing run-time reconfigurable systems with JHDL
    Bellows, P
    Hutchings, B
    [J]. JOURNAL OF VLSI SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2001, 28 (1-2): : 29 - 45
  • [7] Modelling and optimising run-time reconfigurable systems
    Luk, W
    Shirazi, N
    Cheung, PYK
    [J]. IEEE SYMPOSIUM ON FPGAS FOR CUSTOM COMPUTING MACHINES, PROCEEDINGS, 1996, : 167 - 176
  • [8] Design Flow Instantiation for Run-Time Reconfigurable Systems: A Case Study
    Qu, Yang
    Tiensyrja, Kari
    Soininen, Juha-Pekka
    Nurmi, Jari
    [J]. EURASIP JOURNAL ON EMBEDDED SYSTEMS, 2008, (01)
  • [9] An implementation framework for run-time reconfigurable systems
    Eisenring, M
    Platzner, M
    [J]. PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON PARALLEL AND DISTRIBUTED PROCESSING TECHNIQUES AND APPLICATIONS, VOLS I-V, 2000, : 151 - 157
  • [10] Designing Run-Time Reconfigurable Systems with JHDL
    Peter Bellows
    Brad Hutchings
    [J]. Journal of VLSI signal processing systems for signal, image and video technology, 2001, 28 : 29 - 45