A Framework for Run-time Reconfigurable Systems

被引:0
|
作者
Michael Eisenring
Marco Platzner
机构
[1] Swiss Federal Institute of Technology Zurich,Computer Engineering & Networks Laboratory
来源
关键词
multi-FPGA systems; run-time reconfiguration; design representation;
D O I
暂无
中图分类号
学科分类号
摘要
We present a framework for run-time reconfigurable systems. The framework provides a methodology and a design representation which allow to plug in different design and implementation tools. Front-end tools cover design capture, temporal partitioning and scheduling; back-end tools provide reconfiguration control, communication channel generation, estimation, and the final code composition. This paper elaborates on two of the framework's main issues: First, we discuss the design representation comprising aspects of the problem, the target architecture, and the communication channels. Second, we present a hierarchical approach to reconfiguration control in multi-FPGA systems.
引用
收藏
页码:145 / 159
页数:14
相关论文
共 50 条
  • [1] A framework for run-time reconfigurable systems
    Eisenring, M
    Platzner, M
    [J]. JOURNAL OF SUPERCOMPUTING, 2002, 21 (02): : 145 - 159
  • [2] An implementation framework for run-time reconfigurable systems
    Eisenring, M
    Platzner, M
    [J]. PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON PARALLEL AND DISTRIBUTED PROCESSING TECHNIQUES AND APPLICATIONS, VOLS I-V, 2000, : 151 - 157
  • [3] Framework and tools for run-time reconfigurable designs
    Shirazi, N
    Luk, W
    Cheung, PYK
    [J]. IEE PROCEEDINGS-COMPUTERS AND DIGITAL TECHNIQUES, 2000, 147 (03): : 147 - 152
  • [4] Run-time requirements verification for reconfigurable systems
    Chatzikonstantinou, George
    Kontogiannis, Kostas
    [J]. INFORMATION AND SOFTWARE TECHNOLOGY, 2016, 75 : 105 - 121
  • [5] Modelling and optimising run-time reconfigurable systems
    Luk, W
    Shirazi, N
    Cheung, PYK
    [J]. IEEE SYMPOSIUM ON FPGAS FOR CUSTOM COMPUTING MACHINES, PROCEEDINGS, 1996, : 167 - 176
  • [6] Designing run-time reconfigurable systems with JHDL
    Bellows, P
    Hutchings, B
    [J]. JOURNAL OF VLSI SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2001, 28 (1-2): : 29 - 45
  • [7] A methodology for design of run-time reconfigurable systems
    Lee, G
    Milne, G
    [J]. 2002 IEEE INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY (FPT), PROCEEDINGS, 2002, : 60 - 67
  • [8] Designing Run-Time Reconfigurable Systems with JHDL
    Peter Bellows
    Brad Hutchings
    [J]. Journal of VLSI signal processing systems for signal, image and video technology, 2001, 28 : 29 - 45
  • [9] A run-time support environment for reconfigurable systems
    Bubb, L
    Edwards, M
    Green, P
    Pimlott, C
    Rees, K
    Stewart, M
    Taylor, A
    Vakondios, M
    Yates, J
    [J]. EUROMICRO SYMPOSIUM ON DIGITAL SYSTEMS DESIGN, PROCEEDINGS, 2001, : 135 - 141
  • [10] A run-time scheduling framework for a reconfigurable hardware emulator
    Beckert, R.
    Fuchs, T.
    Ruelke, St.
    Hardt, W.
    [J]. DSD 2007: 10TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN ARCHITECTURES, METHODS AND TOOLS, PROCEEDINGS, 2007, : 147 - +