A run-time support environment for reconfigurable systems

被引:0
|
作者
Bubb, L [1 ]
Edwards, M [1 ]
Green, P [1 ]
Pimlott, C [1 ]
Rees, K [1 ]
Stewart, M [1 ]
Taylor, A [1 ]
Vakondios, M [1 ]
Yates, J [1 ]
机构
[1] UMIST, Dept Computat, Manchester M60 1QD, Lancs, England
关键词
D O I
暂无
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
This paper presents a novel FPGA Support System (FSS) that facilitates the execution of hardware-based tasks on a dynamically reconfigurable FPGA. The FSS provides the mechanisms to support the placement, execution, and removal of blocks on the FPGA. A key feature of the FSS is its ability to provide communication between concurrentlly executing hardware blocks and software objects during the run-time of a system. The FSS was initially developed to run on a hardware platform consisting of an ARM7 processor interfaced to a Xilinx 6264 FPGA and a dual-port memory The design, implementation and current status of the FSS are discussed, together with our initial results based on the implementation of a Discrete Wavelet Transform application.
引用
下载
收藏
页码:135 / 141
页数:7
相关论文
共 50 条
  • [1] Run-time support for dynamically reconfigurable computing systems
    Edwards, M
    Green, P
    JOURNAL OF SYSTEMS ARCHITECTURE, 2003, 49 (4-6) : 267 - 281
  • [2] A Framework for Run-time Reconfigurable Systems
    Michael Eisenring
    Marco Platzner
    The Journal of Supercomputing, 2002, 21 : 145 - 159
  • [3] A framework for run-time reconfigurable systems
    Eisenring, M
    Platzner, M
    JOURNAL OF SUPERCOMPUTING, 2002, 21 (02): : 145 - 159
  • [4] Run-time requirements verification for reconfigurable systems
    Chatzikonstantinou, George
    Kontogiannis, Kostas
    INFORMATION AND SOFTWARE TECHNOLOGY, 2016, 75 : 105 - 121
  • [5] Modelling and optimising run-time reconfigurable systems
    Luk, W
    Shirazi, N
    Cheung, PYK
    IEEE SYMPOSIUM ON FPGAS FOR CUSTOM COMPUTING MACHINES, PROCEEDINGS, 1996, : 167 - 176
  • [6] Designing run-time reconfigurable systems with JHDL
    Bellows, P
    Hutchings, B
    JOURNAL OF VLSI SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2001, 28 (1-2): : 29 - 45
  • [7] Designing run-time reconfigurable systems with JHDL
    ISI Systems, 3701 North Fairfax Drive, Arlington, VA 22203-1714, United States
    J VLSI Signal Process Syst Signal Image Video Technol, 1600, 1-2 (29-45):
  • [8] An implementation framework for run-time reconfigurable systems
    Eisenring, M
    Platzner, M
    PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON PARALLEL AND DISTRIBUTED PROCESSING TECHNIQUES AND APPLICATIONS, VOLS I-V, 2000, : 151 - 157
  • [9] A methodology for design of run-time reconfigurable systems
    Lee, G
    Milne, G
    2002 IEEE INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY (FPT), PROCEEDINGS, 2002, : 60 - 67
  • [10] Designing Run-Time Reconfigurable Systems with JHDL
    Peter Bellows
    Brad Hutchings
    Journal of VLSI signal processing systems for signal, image and video technology, 2001, 28 : 29 - 45