Design Flow Instantiation for Run-Time Reconfigurable Systems: A Case Study

被引:3
|
作者
Qu, Yang [1 ]
Tiensyrja, Kari [1 ]
Soininen, Juha-Pekka [1 ]
Nurmi, Jari [2 ]
机构
[1] Tech Res Ctr Finland VTT, Communicat Platforms, Kaitovayla 1, Oulu 90571, Finland
[2] Tempere Univ Technol, Inst Digital & Comp Syst, Tampere 33720, Finland
关键词
D O I
10.1155/2008/856756
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Reconfigurable system is a promising alternative to deliver both flexibility and performance at the same time. New reconfigurable technologies and technology-dependent tools have been developed, but a complete overview of the whole design flow for run-time reconfigurable systems is missing. In this work, we present a design flow instantiation for such systems using a real-life application. The design flow is roughly divided into two parts: system level and implementation. At system level, our supports for hardware resource estimation and performance evaluation are applied. At implementation level, technology-dependent tools are used to realize the run-time reconfiguration. The design case is part of a WCDMA decoder on a commercially available reconfigurable platform. The results show that using run-time reconfiguration can save over 40% area when compared to a functionally equivalent fixed system and achieve 30 times speedup in processing time when compared to a functionally equivalent pure software design.
引用
收藏
页数:9
相关论文
共 50 条
  • [1] A methodology for design of run-time reconfigurable systems
    Lee, G
    Milne, G
    [J]. 2002 IEEE INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY (FPT), PROCEEDINGS, 2002, : 60 - 67
  • [2] A Framework for Run-time Reconfigurable Systems
    Michael Eisenring
    Marco Platzner
    [J]. The Journal of Supercomputing, 2002, 21 : 145 - 159
  • [3] A framework for run-time reconfigurable systems
    Eisenring, M
    Platzner, M
    [J]. JOURNAL OF SUPERCOMPUTING, 2002, 21 (02): : 145 - 159
  • [4] Impact of Run-Time Reconfiguration on Design and Speed - A Case Study Based on a Grid of Run-Time Reconfigurable Modules inside a FPGA
    Strunk, Jochen
    Volkmer, Toni
    Stephan, Klaus
    Rehm, Wolfgang
    Schick, Heiko
    [J]. 2009 IEEE INTERNATIONAL SYMPOSIUM ON PARALLEL & DISTRIBUTED PROCESSING, VOLS 1-5, 2009, : 2913 - +
  • [5] Run-time requirements verification for reconfigurable systems
    Chatzikonstantinou, George
    Kontogiannis, Kostas
    [J]. INFORMATION AND SOFTWARE TECHNOLOGY, 2016, 75 : 105 - 121
  • [6] Modelling and optimising run-time reconfigurable systems
    Luk, W
    Shirazi, N
    Cheung, PYK
    [J]. IEEE SYMPOSIUM ON FPGAS FOR CUSTOM COMPUTING MACHINES, PROCEEDINGS, 1996, : 167 - 176
  • [7] Designing run-time reconfigurable systems with JHDL
    Bellows, P
    Hutchings, B
    [J]. JOURNAL OF VLSI SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2001, 28 (1-2): : 29 - 45
  • [8] An implementation framework for run-time reconfigurable systems
    Eisenring, M
    Platzner, M
    [J]. PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON PARALLEL AND DISTRIBUTED PROCESSING TECHNIQUES AND APPLICATIONS, VOLS I-V, 2000, : 151 - 157
  • [9] Designing Run-Time Reconfigurable Systems with JHDL
    Peter Bellows
    Brad Hutchings
    [J]. Journal of VLSI signal processing systems for signal, image and video technology, 2001, 28 : 29 - 45
  • [10] The ANDRES project: Analysis and design of run-time reconfigurable, heterogeneous systems
    Herrholz, A.
    Oppenheimer, F.
    Hartmann, P. A.
    Schallenberg, A.
    Nebel, W.
    Grimm, C.
    Damm, M.
    Haase, J.
    Brame, F.
    Herrera, F.
    Villar, E.
    Sander, I.
    Jantsch, A.
    Fouilliart, A. -M.
    Martinez, M.
    [J]. 2007 INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE LOGIC AND APPLICATIONS, PROCEEDINGS, VOLS 1 AND 2, 2007, : 396 - 401