A 8-bit MCU design using a four-pipeline architecture

被引:0
|
作者
Lv, QL [1 ]
Li, P [1 ]
机构
[1] Univ Elect Sci & Technol China, Inst Microelect, Chengdu 610054, Peoples R China
关键词
MCU; CISC; IF(fetch instruction); ID (decode instruction); RO (read operands); WB (write back);
D O I
暂无
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
It is found that through improving the system architecture of PIC16C57's, the microcontroller's ( MCU) execution efficiency can be improved apparently. Two-pipeline architecture in PIC16C57 is replaced by a four-pipeline architecture. Experiment results verify that the designed MCU is compatible functionally with PIC16C57, its execution efficiency is 4 times as high as that of PIC16C57, its system clock reaches above 60MHz.
引用
收藏
页码:1462 / 1465
页数:4
相关论文
共 50 条
  • [21] Design of a General Purpose 8-bit RISC Processor for Computer Architecture Learning
    Hernandez Zavala, Antonio
    Camacho Nieto, Oscar
    Huerta Ruelas, Jorge A.
    Carvallo Dominguez, Arodi R.
    COMPUTACION Y SISTEMAS, 2015, 19 (02): : 371 - 385
  • [22] An 8-bit 1Gsps CMOS pipeline ADC
    Kim, YJ
    Koo, JH
    Yun, WJ
    Lim, SI
    Kim, S
    PROCEEDINGS OF 2004 IEEE ASIA-PACIFIC CONFERENCE ON ADVANCED SYSTEM INTEGRATED CIRCUITS, 2004, : 424 - 425
  • [23] A MODULAR ARCHITECTURE FOR AN INTRODUCTORY STUDY OF 8-BIT MICROPROCESSORS
    FERREIR, JMM
    VIDAL, RFDM
    INTERNATIONAL JOURNAL OF ELECTRICAL ENGINEERING EDUCATION, 1990, 27 (02) : 132 - 140
  • [24] A 160MSPS 8-bit pipeline based ADC
    Halder, S
    Ghosh, A
    Prasad, RS
    Chatterjeee, A
    Banerjee, S
    18TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS: POWER AWARE DESIGN OF VLSI SYSTEMS, 2005, : 313 - 318
  • [25] Design of an 8-bit Bit-Parallel RSFQ Microprocessor
    Qu, Pei-Yao
    Tang, Guang-Ming
    Yang, Jia-Hong
    Ye, Xiao-Chun
    Fan, Dong-Rui
    Zhang, Zhi-Min
    Sun, Ning-Hui
    IEEE TRANSACTIONS ON APPLIED SUPERCONDUCTIVITY, 2020, 30 (07)
  • [26] Design of Low Power Four Function 8-Bit ALU for Nano based systems
    Amirthalakshmi, T. M.
    Selvakumarraja, S.
    2015 INTERNATIONAL CONFERENCE ON COMMUNICATIONS AND SIGNAL PROCESSING (ICCSP), 2015, : 1583 - 1587
  • [27] Logic Design of an 8-bit RSFQ Microprocessor
    Yang, Jia-Hong
    Tang, Guang-Ming
    Qu, Pei-Yao
    Ye, Xiao-Chun
    Fan, Dong-Rui
    Zhang, Zhi-Min
    Sun, Ning-Hui
    2019 IEEE INTERNATIONAL SUPERCONDUCTIVE ELECTRONICS CONFERENCE (ISEC), 2019,
  • [28] Design and Implementation of 8-Bit Vedic Multiplier Using CMOS Logic
    Deodhe, Yeshwant
    Kakde, Sandeep
    Deshmukh, Rushikesh
    2013 INTERNATIONAL CONFERENCE ON MACHINE INTELLIGENCE AND RESEARCH ADVANCEMENT (ICMIRA 2013), 2013, : 340 - 344
  • [29] Design a high-resolution Δ-Σ ADC using an 8-bit microcontroller
    Baker, BC
    ELECTRONIC DESIGN, 2000, 48 (15) : 115 - +
  • [30] Design and Implementation of 8-bit Vedic Multiplier using mGDI Technique
    Meti, Shashank S.
    Bharath, C. N.
    Kumar, Praveen Y. G.
    Kariyappa, B. S.
    2017 INTERNATIONAL CONFERENCE ON ADVANCES IN COMPUTING, COMMUNICATIONS AND INFORMATICS (ICACCI), 2017, : 1923 - 1927