A 8-bit MCU design using a four-pipeline architecture

被引：0
|
作者：
Lv, QL [1 ]
Li, P [1 ]
机构：
[1] Univ Elect Sci & Technol China, Inst Microelect, Chengdu 610054, Peoples R China
来源：
2002 INTERNATIONAL CONFERENCE ON COMMUNICATIONS, CIRCUITS AND SYSTEMS AND WEST SINO EXPOSITION PROCEEDINGS, VOLS 1-4 | 2002年
关键词：
MCU; CISC; IF(fetch instruction); ID (decode instruction); RO (read operands); WB (write back);
D O I：
暂无
中图分类号：
TP18 [人工智能理论];
学科分类号：
081104 ; 0812 ; 0835 ; 1405 ;
摘要：
It is found that through improving the system architecture of PIC16C57's, the microcontroller's ( MCU) execution efficiency can be improved apparently. Two-pipeline architecture in PIC16C57 is replaced by a four-pipeline architecture. Experiment results verify that the designed MCU is compatible functionally with PIC16C57, its execution efficiency is 4 times as high as that of PIC16C57, its system clock reaches above 60MHz.
引用
收藏
页码：1462 / 1465
页数：4
相关论文
共 50 条
  • [31] 8-bit Efficient Digital PID Controller Architecture with Parallelism
    Gupta, Kiran Agarwal
    Sushma, S.
    Murthy, K. S. Guru
    2017 2ND IEEE INTERNATIONAL CONFERENCE ON RECENT TRENDS IN ELECTRONICS, INFORMATION & COMMUNICATION TECHNOLOGY (RTEICT), 2017, : 1286 - 1290
  • [32] 8-bit RISC-processor architecture gets real
    Levy, M
    EDN, 1997, 42 (14) : 18 - 18
  • [33] Design of 8-bit SAR-ADC CMOS
    Hassan, Hur A.
    Halin, Izhal Abdul
    Bin Aris, Ishak
    Bin Hassan, Mohd Khair
    2009 IEEE STUDENT CONFERENCE ON RESEARCH AND DEVELOPMENT: SCORED 2009, PROCEEDINGS, 2009, : 272 - 275
  • [34] The design of 8-bit CMOS digital to analog converter
    Tan, GH
    Surpajo, BS
    Wagiran, R
    Sidek, R
    2000 IEEE INTERNATIONAL CONFERENCE ON SEMICONDUCTOR ELECTRONICS, PROCEEDINGS, 2000, : 231 - 234
  • [35] Design and Performance Comparison of Adiabatic 8-bit multipliers
    Aradhya, H. V. Ravish
    Madan, H. R.
    Suraj, M. S.
    Mahadikar, Megaraj T.
    Muniraj, R.
    Moiz, Mohammed
    PROCEEDINGS OF 2016 IEEE INTERNATIONAL CONFERENCE ON DISTRIBUTED COMPUTING, VLSI, ELECTRICAL CIRCUITS AND ROBOTICS (DISCOVER), 2016, : 141 - 147
  • [36] The Design of an 8-bit CISC CPU Based on FPGA
    Zhang, Yunjie
    Bao, Lei
    2011 7TH INTERNATIONAL CONFERENCE ON WIRELESS COMMUNICATIONS, NETWORKING AND MOBILE COMPUTING (WICOM), 2011,
  • [37] Low Power 8-bit ALU Design Using Full Adder and Multiplexer
    Sharma, Anitesh
    Tiwari, Ravi
    PROCEEDINGS OF THE 2016 IEEE INTERNATIONAL CONFERENCE ON WIRELESS COMMUNICATIONS, SIGNAL PROCESSING AND NETWORKING (WISPNET), 2016, : 2160 - 2164
  • [38] Design of High Performance 8-bit Vedic Multiplier
    Yogendri
    Gupta, Anil Kumar
    2016 INTERNATIONAL CONFERENCE ON ADVANCES IN COMPUTING, COMMUNICATION AND AUTOMATION (ICACCA 2016), 2016, : 11 - 16
  • [39] Kestrel: Design of an 8-bit SIMD parallel processor
    Dahle, DM
    Hirschberg, JD
    Karplus, K
    Keller, H
    Rice, E
    Speck, D
    Williams, DH
    Hughey, R
    SEVENTEENTH CONFERENCE ON ADVANCED RESEARCH IN VLSI, PROCEEDINGS, 1997, : 145 - 162
  • [40] Pipelined 8-bit RISC Processor Design using Verilog HDL on FPGA
    Jeemon, Jikku
    2016 IEEE INTERNATIONAL CONFERENCE ON RECENT TRENDS IN ELECTRONICS, INFORMATION & COMMUNICATION TECHNOLOGY (RTEICT), 2016, : 2023 - 2027
12345